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THESIS DISCLAIMER
The reader is cautioned that computer programs developed in this research may not
have been exercised for all cases of interest. While every effort has been made, within
the time available, to ensure that the programs are free of computational and logic er-
rors, they cannot be considered validated. Any application of these programs without
additional verification is at the risk of the user.
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A. VHSIC HARDWARE DESCRIPTION LANGUAGE (VHDL)
While system standards such as the Unix and the X Window System continue to be
refined and redefined, significant application-level standards are emerging. On one hand,
there is explosive growth of electronic computer-aided engineering (CAE) and
computer-aided design (CAD). On the other hand, because of the lack of a standard,
numerous dissimilar and incompatible CAE..'CAD databases have proliferated.
New circuit designs inevitably will adopt part of old designs which were proven to
be applicable even with a device technology break-through. Because of the large number
of vendor-specific CAE 'CAD formats, tools, and languages, the portability of designs
are difficult, if not impossible. Consequently, designers tend to redevelop their designs
in the new working environment rather than port the existing designs from another in-
compatible working environment. Different formats and tools continue to grow. It
causes system design to be even more inefficient. The need for an industry standard is
apparent.
When the Department of Defense launched the Very High Speed Integrated Circuit
(VHSIC) project, it was confronted with the problems mentioned above. Furthermore,
since most of the government systems tend to have a long service life, the last system
on a given program might well be delivered fifteen years after the first production ship-
ment. Both would be expected to remain in operation for at least ten years from that
point in time. Technology, on the other hand, is irrevocably non-static. Technology
used in the first delivery would be something quite different from those of twenty-five
years later. Yet, the operating systems and their maintenance require compatible re-
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placement of components. Standardization, if it could accomplish this, could also assist
in the procurements from second sources [Ref. 1].
In the early stage of the VHSIC program, an idea arose that these problems might
be resolved through the development of a standard hardware description language
(HDL). A program was launched in August of 1983 for the development of a VHSIC
Hardware Description Language (VHDL) [Ref. 1].
The goal of the program was to develop a language which could simultaneously
function as a design automation tool interface and as a mechanism for documenting the
design of a transportable electronic system and its components.
In August 1985, version 7.2 of the language was released by the Department of
Defense. After the release of version 7.2, the IEEE sponsored the standardization. The
goal was the development of an improved standard of the language. The review process
was completed by May 1987 and the language reference manual (LRM) was released for
industrial review. In December 1987 VHDL was accepted as IEEE-STD-1076-1987.
Initially, the VHDL was geared toward system-level design and documentation.
However, after the design of the language has received inputs from many individuals in
the computer industry, the VHDL offers not only behavioral constructs [Ref. 2] but also
register transfer-level (RTL) and structural (i.e., gate level) constructs. The user thus can
describe a circuit at the register and the gate levels as well as the behavioral level.
B. ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)
To achieve improved system performance in the marketplace, more and more man-
ufacturers have sought higher levels of integration (functional density) for the electronic
components in the design. This led to various forms of custom chips. Yet, the custom
chips design has the following problems:
1. Development lead times are relatively long.
2. Desisn cost are significant.
3. Inventor}' is dedicated to a specific application which is expensive. This prohibits
adequate second sources.
4. Design changes in midstream are not allowed due to lead time and inventory con-
straints.
The concept of the erasable programmable logic device (EPLD) is to provide the
user the benefits of large scale integration circuit without the drawbacks of full custom
chips. The benefits of such parts include off-the-shelf availability, minimal design costs,
multiple sourcing from distributors, and flexible interchangeable inventory.
The EPLD basically consists of two parts. The first part is the conventional pro-
grammable array logic (PAL) structure. The second part is a user-configurable I/O
control architecture. Inside the I/O control architecture there are signal path, select
switches, and flip-flops.
With improved techniques, the speed and functional density of EPLD's are getting
faster and higher. This makes the EPDL even more attractive. It is believed that more
special purpose logic designs will use EPLD in place of the custom chips.
C. EPLD MODELING
In this study the VHDL language is used to model two EPLD chips, to find out
what kind of problems will be encountered when modeling this type of chips, and to
propose the VHDL solutions to these problems.
The best way to describe the EPLD is at a register transfer level. In this study the
register transfer level models are used to simulate both the EP310 and the EP1800.
These devices are EPLD with approximately 300 and 2100 gates, respectively.
A general introduction of the VHDL language and its working environment is the
main subjects of Chapter II. In Chapter III the structure of a small scale EPLD, EP310,
is first introduced. It is followed by a general introduction of the EPLD's design envi-
ronment. Then, the specific problems encountered in modeling the EP310 chip are dis-
cussed. Chapter IV introduces the modeling of a large scale EPLD, EP1800. The
advantage and disadvantage of using the VHDL language in modeling a digital circuit
design is discussed in Chapter V. At the end, Appendix A contains the VHDL source
codes for the EP310 and the EP1800 models. Appendix B contains two simulation ap-
plication VHDL sources files and their results. Appendix C contains an example of the
signal select file used in the VHDL supporting environment and a signal map example
which is produced by the VHDL supporting environment. Appendix D contains the
procedures of constructing the EP310 model and the EP1800 model in the VHDL 1076
standard supporting environment installed at the Naval Postgraduate School.
II. VHDL FEATURE AND ENVIRONMENT
A. BASIC FEATURES OF VHDL
This chapter constitutes a brief introduction of the VHDL. The advanced features
of the VHDL and corresponding examples related to the EPROM modeling will be in-
troduced later when they are encountered.
1. DESIGN ENTITIES
In VHDL, a given section of a logic circuit is represented as a design entity. The
logic circuit represented can be as complicated as an entire system or as simple as an
AND gate. A design entity is defined by an entity declaration together with one or more
corresponding architecture bodies as shown in Figure 1.
An entity declaration basically defines the interface between a given design en-
tity and the environment in which it is used. The actual relationship between these in-
puts and outputs is specified in the architectural body. This body can specify the
behavior of the entity directly such as a primitive body. The architectural body can also
be structurally decomposed into simpler components. As shown in Figure' 1, 'Architec-
ture A" is decomposed into smaller components. Each one of the components is an
entity itself, and were binded to the "Architecture A" by "configuration specifications".













Figure 1. Scheme for various architectural bodies in one entity
The entity name of the above example is "FL'LL_ADDER" and its ports are "x", "y",
"cin", "z", and "cout". Each port has an associated mode, which identifies input, output,
and an associated type. In this case, all the signals have the same signal type, i.e., BIT.
The terms port and generic in the entity declaration above serve as the interface
of the module. Port is used to pass the declared signals from external entity into the
module. Generic is used to pass the parameters from the external entity into the module.
With generic as an interface, it is possible to reuse a design entity whenever practical.
For example, generic can be used to pass a faster delay parameter to the module to
simulate a faster device. If the variable of a generic appear in a conditional signal as-
signment statement, then the behavior of the design entity may be changed by changing
the value of that generic variable.
Given the entity interface it is also necessary to specify what the
"FULL_ADDER" does in an architectural body. An example is shown below:
architectural Data_Flow of FULL_ADDER is
begin
z<=x xor y xor cin after 20ns;
cout<=(x and y)or(x and cin) or(y and cin) after 25ns;
end Data_Flow;
The structural body used in the above example is a behavioral description not
involving the actual physical device. In most of the cases, the behavioral description
model is the first step in building a real system.
Figure 2. Full adder gate structure
As mentioned before, a single entity may have several architectures corre-
sponding to different ways of realizing the entity. Figure 2 is a physical structure of the
"FULL_ADDER", and Figure 3 is the structural realization of it in VIIDL.
architectural STRUCTURAL of FULL_ADDER is
begin
component andgate
generic (delav: TIME := 5ns);
port (a,b:in BIT;c out BIT);
end component;
component xorgate
generic (delav: TIME := 5ns);
port (a.b:in BIT;c out BIT);
end component;
component orgate
generic (delav: TIME := 5ns);
port (a,b:in BIT;c out BIT);
end component;
signal loci. loc2, loc3: BIT;
begin
Xl:xor_gate port map: (x.y.locl);
X2:xor_gate port map: (locl,cin,sum);
Al:and_gate port map: (cin,locl,loc2);
A2:and_gate port map: (x,y.loc3);
Ol:or_sate port map (loc2,loc3, cout);
end STRUCTURAL;
Figure 3. Full_Adder VHDL structural description
entity andgate is
generic (delav: TIME : = 5ns);
port (a.b: in BIT; c: out BIT);
end
architecture BEHAVIOR of andgate is
begin
c < = a and b;
end BEHAVIOR;
Figure 4. Description of and_gate component
entity orgate is
generic (delay: TIME : = 5ns);
port (a,b: in BIT; c: out BIT);
end
architecture BEHAVIOR of orgate is
begin
c < = a or b;
end BEHAVIOR;
Figure 5. Description of or_gate component
entity xor_gate is
generic (delay: TIME : = 5ns);
port (a,b: in BIT; c: out BIT);
end
architecture BEHAVIOR of xorgate is
begin
c < = a xor b;
end BEHAVIOR;
Figure 6. Description of xor_gate component
Three components, xor_gate, and_gate, and or_gate, are declared in the decla-
ration section of the architecture "STRUCTURAL" in Figure 3. The port specification
used in the components of the "FULL_ADDER" indicates that there are two input sig-
nal "a", "b", and an output signal "c". The entity of these components have the identical
port specifications as the "FULL_ADDER" dose, (see Figure 4, Figure 5, and
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Figure 6). Three signals loci, loc2, and loc3 are also declared in the "FULL_ADDER".
These declared signals are local signals, which are visible only inside the
"FL'LL_ADDER" entity.
In the "FULL_ADDER" entity, five components are instantiated after the key
word begin; that is, five specific instances of general component entities are created. In
each instantiation, there is a unique label associated with it (i.e., XI, X2, Al, A2, and
Ol) as well as a port map. The generic map is optional. If the generic map is not stated
in the instantiation, the assigned default value will be used. In the above case, since all
the component instantiations does not state their generic map, the generics of the com-
ponents will use their default value, i.e., five nanosecond delay.
The port map creates an association between the inputs, outputs of the compo-
nent declaration and the signals in the instantiated components. In the
"FULL_ADDER" case the association is "by position". Named association can also be
used, which looks like the following:
Al: and_gate port map (c=>loc2, a=>cin, b=>cin);
2. CONCURRENT STATEMENTS
Some of the most important characteristics of the concurrent statements are
described in this section. Concurrent statements are used to define interconnected
blocks and processes that jointly describe the overall behavior or structure of a design
entity. Concurrent statements are executed asynchronously with respect to each other.
a. BLOCK S TA TEMENT
The basic concurrent statement in VHDL is the block statement. The block
consists of the declaration section as well as an executable section. The executable sec-
tion can have all possible concurrent statements, which may include other block state-
ments. The architectural body of the entity itself is basically a block. Consider the
example shown in Figure 7. Here, the architectural body "BLOCK_STRUCTURE" can
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be seen as an outer block. The block "A" under the "BLOCK_STRUCTURE" is its in-
ner block. In general, any number of nestings of blocks are possible. Note that in Fig-
ure 7 the text following the symbol "--" are comments in VHDL and will not be
executed.
architecture BLOCK_STRUCTURE of FULL_ADDER is
- Outer Block Declaration Section
signal loci : BIT;
begin
- Outer Block Executable Section
loci < = x xor y after delay;
sum < = loci xor cin after delav;
A:block
-- Inner Block A Declaration Section
signal lacl,loc2,loc3,loc4 : BIT;
begin
— Inner Block A Executable Section
loci < = x and y after delay;
loc2 < = y and cin after delay;
loc3 < = loci or loc2 after delay;
loc4 < = loc3 or loc4 after delay;
cout < = loc3 or loc4 after delay;
end block A;
end BLOCK STRUCTURE;
Figure 7. Example of nested blocks
In VHDL, the block statement contains an optional guard expression. If
there is an expression immediately following the key word block, then an implicit signal
called guard with a type BOOLEAN will be created. The value of guard is dependent
on the condition of the expression that follows the block. When a "guard condition"
becomes TRUE, it can enable certain types of statements inside the block. By using a







Figure 8. D latch block diagram
entity D_Latch is
port(CLK,CLR,D:in BIT; Q,Q_not:out BIT);
end D_Latch;
architecture GUARDED_CLOCK of D_Latch is
begin
block(CLK = T or CLR=T)
signal S: BIT;
begin
S < = guarded 0' when CLR= T else
D;
Q < = S after 10ns;
Q_not < = not s after 10ns;
end block;
end GUARDED_BLOCK;
Figure 9. Example of D latch using guarded block
A "guarded block" example is given by modeling the D latch as shown in
Figure 8. This D latch will reflect the value of the input signal "d" when the clock
(CLK) is high, i.e., equal to T. The latch also contains an asynchronous clear (CLR)
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input. When CLR = 1, the latch is reset. The asynchronous clear overrides the clock.
The corresponding latch model is shown in Figure 9. The block header expression
"(CLK= T or CLR= '1')" define the value of the implicit guard. The statements con-
tains the key word guarded will not be executed unless the value of guard is TRUE. In
the D latch case, if the guard is FALSE, the local signal S will remain the same value.
If the guard is TRUE and the CLR is a T, then S will be assigned to '0'; otherwise S
will follow the input signal D. Note that the D latch illustrated above is a level-sensitive
device. It will be shown in Chapter III that the guard is not restricted to level-sensitive.
Edge-sensitive guard is available as well.
b. PROCESS S TA TEMENT
Another major modeling element in VHDL is the process. A process state-
ment defines an independent sequential process. The process can represent the behavior
of some portion of a design. An example is shown in Figure 10. Note that the process
begin with the key word process(line). The parameter inside the parenthesis is called the
sensitivity list. Whenever the signal inside the sensitivity list change, the process is ac-
tivated and the statements within the process are executed.
3. DATA TYPES
The type is an important feature of VHDL. The VHDL is strongly typed, which
means that inadvertent mixing of types in an operation will be flagged as an error. The
strong typing features are very helpful for capturing the designer's intent; they also help
to check the design data-flow correctness.
A type is characterized by a set of values and a set of operations. A subtype is
a subset of the values of a type. The set of operations defined for a subtype include the
operations defined for the parent type; however, the assignment operation to an object








TIME(ns) t + 10 + 20 + 30 + 40 + 50 60
Figure 10. Process statement: (Pulse Converter)
In the VIIDL the set of all integers arc predefined as type INTEGER, and all
positive integers are predefined as subtype POSITIVE in the following declaration
subtype POSITIVE is INTEGER range 1 to INTEGER* HIGH;
Where the attribute 'HIGH will yield the upper bound value of the INTEGER. Here,
with the key word range the subtype POSITIVE will have the same upper bound value
as the INTEGER has. According to the subtype operation rule mentioned above, the
subtraction operation implied for INTEGER, may not be used in subtype POSITIVE,








Figure 11. VHDL data type classification scheme: [From Ref. 3]
The "VFIDL Language Reference Manual" gives a useful data type classification
scheme which is illustrated in Figure 11. Data types are classified as scalar (one-
dimensional) or composite (multidimensional). The enumeration type is the most fre-
quently used scalar types. For example, the predefined type BIT is an enumeration type,
which is defined as follows:
type BIT is ('0' ,'l');
Numeric types are either INTEGER or REAL. The REAL type can be very
useful in modeling an anlog-to-digital interface or a signal processing algorithm. Some
type declaration examples are illustrated below:
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type INDEX is range to 9; --integer type.
type VOLTAGE is range 0.0 to 10.0; --real type.
Each of the type declared in above example has a range. The base type (i.e., either IN-
TEGER or REAL) is implied by the values in the range.
The VHDL also provides the physical type, which is used to represent some
physical quantities (such as, time, voltage, and capacity). TIME is a predefined physical
type in VHDL, and its declaration is shown below:
type TIME is range impl ementation_defined
units
fs; -- femtosecond
ps = lOOOfs; -- picosecond
ns = lOOOps; -- nanosecond
us = 1000ns; -- microsecond
ms = lOOOus; -- millisecond
sec = 1000ms; -- second
min = 60sec; -- minute
hr = 60min; -- hour
end units;
Note that the base unit in TIME is femtoseconds (fs). Both the range and the base unit
are user selectable. But, the upper bound of the range cannot exceed the host machine
limit. With the range from to 1E20. the TIME can represent up to 27.7 hours (100,000
second).
The Composite types are either array types or record types. Below is an array
type declaration example:
type BYTE is array(0 to 7) of BIT;
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As declared above, BYTE is an array type of eight array elements. BIT is the
base type of these array elements. Index range of the BYTE is constrained and is from
"0 to 7 ". Another example with unconstrained index range is shown below:
type BIT_VECTOR is array( NATURAL range <>) of BIT;
The expression "NATURAL" in BIT_VECTOR above means that the index has a
subtype of natural number, i.e., non negative number. The symbol " < >" following the
key word range stands for an undefined range. The user must specify this range when
it is employed. For example, BIT_VECTOR(0 to 7) for ascending range, or
BIT_VECTOR(7 downto 0) for descending range.
As the name implies, a record type is a composite type consisting of a number
of fields. For example, type DATE could be defined as a record type as follows:
type DATE is
record
DAY : INTEGER range 1 to 31;
MONTH : MONTH_NAME;
YEAR : INTEGER range to 3000;
end record;
The type MOXTHNAME would be an enumeration type consisting of the names of
the months.
As mentioned before, the variable in VHDL are strongly typed, and this means
that the objects with different types cannot be involved in the expression directly. An
example is illustrated as follows:
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-- declaration part
signal A : BYTE := "OOOOllll";
signal B : BIT_VECTOR(0 to 7) := "11110000";
signal C : BYTE;
-- expression part
C <= A and B; -- this expression will NOT be accepted by VHDL
Although the A and the B all have eight bits, because they are different types, the VHDL
will not accept the expression shown in the above example. Note that in the declaration
part, the signal A is assigned with an initial value via the symbol ": = " immediately fol-
lowing the type.
4. CLASS OF OBJECTS
In VHDL there are three classes of objects: constant, signals, and variables.
a. Constants
A constant is an object whose value may not be changed. Some examples
of constant declarations are:
constant PI : REAL : =3. 1416;
constant MESSAGE : STRING( 1 to 13) := "demonstration";
Note that each constant declaration must includes the name, the type, and the value of
the constant.
b. Variables
Variables are objects whose values can be changed. When a variable is
created by a declaration, a container for the object is created along with it. Variables
are changed by executing a variable assignment statement; for example,
A := B + C;
19
,Variable assignment statements have no time dimension associated with them, i.e., their
effect is felt immediately. Thus, variables have no direct hardware correspondence. But,
they are useful in algorithmic representations. Some examples of the variable declara-
tions are:
variable FLAG : BOOLEAN := TRUE;
variable COUNT : INTEGER := 0;
The variable declarations specify the name, type, and optionally an initialization value
for the variable. Variables used in a process block are considered to be static; that is, the
value of the variable is maintained by the simulator until it is changed by a variable as-
signment statement.
c. Signals
Signals are objects whose values may be changed, and the execution has a
time dimension. Signal values are changed by signal assignment statements. The signal
assignment statements are evaluated whenever one of the right hand elements of the
statements changed its value. An example is shown in Figure 12. Note that the signal
assignment statement uses the " < —" symbol in order to differentiate it from the vari-
able assignment statement. The "after 10ns" in Figure 12 means that the "local" will take
on its new value 10 ns later from the present simulation time. If the signal assignment
statement has no after clause, then it is equivalent to "after 0ns".
All the signal assignment statements in the same process level are concur-
rently executed in the same simulation cycle. Consequently, the positions of the signal
assignment statements in the same process level are irrelevant. Thus, the signal assign-
ment statements in Figure 12 can also be rewritten as
d <= local and c;
local <= a and b after 10 ns;
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local < = a and h after 10ns;
d < = local and c;
Figure 12. Signal assignment example
One of the difTerence between variables and signals is that signals can have
multiple queuing containers called drivers. The value of the signal is a function of all the
related drivers. An example related to multiple drivers is shown in Figure 13. In the
figure two signal assignment statements A and B assign values to the same signal X.
For each signal assignment, a driver is created to hold the result of that assignment. In
this example, drivers are labeled Dax and Dbx. The value of the signal X is determined
by a resolution function F in this example. The resolution function F is user defined. It
is activated whenever the drivers receive new values. The value of the signal is updated
to the new value that coming from the resolution function. In Chapter III, the use of












Figure 13. Multiple signal drivers and resolution function: [From Ref. 3]
5. ATTRIBUTES
An attribute defines and evaluates some characteristics of a named object. Some
attributes are predefined and are related to types, ranges, values, signals, or functions
[Ref.4: pp.4- 14, 15]. Signal attributes are particularly important in modeling. Some
predefined signal attributes are shown in the following examples:
1. S'EVENT returns a BOOLEAN value. If an event has occurred on S during the
current simulation cycle the returned value is TRUE; otherwise, it returns the value
FALSE.
2. S'STABLE(T) is of type BOOLEAN. It is TRUE if S has been stable for the last
T time units. If T is zero, it is written as S'STABLE.
3. S'DELAYED(T) is the value of S, T time units earlier. It has the same type as S.
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These attributes are useful in detecting signal changes and will be used in the later
chapters.
Another useful set of attributes are those associated with arrays. For example,
suppose that an array variable was defined as follows:
variable A : BIT.VECTOR (0 to 15);
Table 1. ATTRIBUTE VALUES
Attribute Value




Then, the set of attributes of variable A would have values indicated in Table 1. Many
other useful attributes are defined in the "VHDL Language Reference Manual." fRef.
4: pp.14-1.9]
6. SUBPROGRAM AND PACKAGES
Subprograms define algorithms for computing values or exhibiting -certain be-
havior. There are two forms of subprogram: procedures and functions. A procedure call
is a statement; a function call is an expression that returns a value. The definition of a
subprogram can be given in two parts:
1. A subprogram declaration defining its calling conventions.
2. A subprogram body defining its execution.
Packages, like subprogram, may be defined in two parts. A package declaration
defines the visible contents of a package; a package body provides the hidden details. In




tvpe BIT_ARRAY is (INTEGER range < > ) of BIT;
function BitArravInt (bits: BIT_ARRAY) .return NATURAL;
function Int_to_BitVec (int, length: NATURAL) return BIT_ARRAY;





package body Multiplication is
function BitArraytoJnt (bits: BIT_ARRAY) return NATURAL is
variable result: NATURAL := 0';
begin
for i in bits'RANGE loop
result := result 2;
if bits(i) = T then





function Int to BitArrav
procedure Obtain_Product( a.b: in BITARRAY;
c: out BIT_ARRAY;
ov: out BIT) is
variable local: INTEGER;
constant limit: INTEGER := 2 * a LENGTH;
begin
local := BitArray_to_Int(a) BitArray_to_Int(b);
if local > limit- 1 then








Figure 14. Package example
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Shown in Figure 14 is a package consisting of a type declaration and the inter-
faces for two functions and a procedure. The code for the functions and the procedure
are given in the package body. If a package contains no subprograms, a package body-
is not required. The package can be accessed by placing a use clause before the interface
description of an entity. For example, if there is a entity called MULTIPLER8 need to
use the procedure Obtain_Product inside the Multiplication package in Figure 14. One
could do this as follows:
use WORK. Multiplication
entity MULTIPLER8 is
port (a,b: in BIT_ARRAY(0 to 7);
prod: out BIT_ARRAY (0 to 7);
ov: out BIT);
end MULTIPLER8;
architecture BEHAVIORAL of MULTIPLER8 is
begin
process (a,b)
variable c: Multiplication. BIT_ARRAY (a'RANGE);
variable loc: BIT;
bigin
Multiplication. Obtain_Product ( a,b,c, loc);
prod <= c after 100ns;




Note that when the package feature is referred to by the statement inside entity
"Multiplier8", the package name must be placed in front of the package feature in order
to establish "visibility" between those referred items and the entity. For example, the
procedure "Obtain_Product" used in the entity "MULTIPLER8" must have the package
name "Multiplication" in front of it. If the clause .all is added at the end of the use
statement, i.e., use WORK.Multiplication.all, then all the declarative items as well as any
of its subprogram bodies contained in Multiplication package are "visible" within the
entity MULTIPLER8. In this way, there is no need to repeat the package name in front
of the referred package items.
Packages are very useful language features. Design groups can use group
standard packages that contain the type declarations and subprograms related to their
projects. As it will be seen in modeling the EPLD, a group standard package EPROM
will be built and extensively used in the program.
The VHDL language defines a package STANDARD that can be used by all
entities. This package contains the definitions for types BIT, BITVECTOR,
BOOLEAN, INTEGER, REAL, CHARACTER, STRING, TIME, as well as subtype
POSITIVE and NATURAL.
7. OPERATORS AND CONTROL STATEMENTS
The operators and control statements of VHDL are similar to those of the other
high level languages, especially Ada. A complete set of operators are shown in
Table 2.
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Table 2. VHDL OPERATORS
Class Class Members
Logical not | and | or | nand | nor | xor




| / | mode | rem
Miscellaneous * | abs




The control statements of VHDL are shown in Table 3. Note that most of the
statements are very general, and only reserved word wait need a further discussion. The
wait statement causes the suspension of a process or a procedure. In the real physical
system, a process will frequently pause in its execution while waiting for a event to occur
or a time period to elapse. Once the awaited event has occurred or the time period has
elapsed, execution of the process resumes.
In VHDL the wait syntax is shown as follows:
wait on sensitivity_l ist until condition for time_out
The statement suspends the process until a signal in the "sensitivity_ list" changes, at
which time the "condition" clause is evaluated. The "condition" clause is an expression
of type BOOLEAN. If it is TRUE, the process resumes. The "time_out" clause sets the
maximum wait time after which the process will resume. As an example:
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wait on x, y until (Z=0) for 100 ns;
This statement will suspend a process until either "x" or "y" changes, then the expression
"z = 0" is evaluated, and if the value is TRUE, the process will resume. The process will
resume after 100 ns, even if the signals do not change or the condition is FALSE.
Two major applications of the wait construct in modeling are the modeling of
component interaction and oscillator behavior [Ref. 3: pp. 55]. The wait statement gives
the designer additional freedom in writing high-level behavioral models.
B. VHDL SUPPORTING ENVIRONMENT
The purpose of having a VHDL supporting environment is to assist hardware de-
signers in making efficient use of the capabilities of the VHDL language. A typical
VHDL supporting environment includes the design library, the Analyzer, and the Sim-
ulator [Ref. 1]. Currently, there is only one VHDL supporting environment (Intermet-
rics Standard IEEE 1076 VHDL Supporting Environment) installed at the Naval
Postgraduate School. The following discussion will be based on this VHDL supporting
environment.
The Intermetrics Standard IEEE 1076 VHDL Supporting Environment consists of
a Design Database and four software components as shown in Figure 15. A general de-
scriptions of this VHDL supporting environment are listed as follows:
1. Design Database. The Design Database is the central part of the system. The da-
tabase of the hardware descriptions and related information are all stored in here.
2. Analyzer. The Analyzer checks the hardware descriptions for syntactic and static
semantic correctness. It also translates VHDL text to the Intermediate VHDL
Attributed Notation (IVAN) form, and installs the translation into the Design
Database.
3. Simulator. The Simulator computes the behavior of a hardware model described
in VHDL and thus provides a mean of checking dynamic semantic correctness.
The Simulator constructs simulatable modules from IVAN data, executes these
modules and generates reports on the runs. The Simulator consists of five sub-
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Figure 15. VHDL support environment: (courtesy of Intermetrics Inc.)
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a. Model Generator (MG). The Model Generator translates IVAN data into C
source code, and compiles it to the simulation module.
b. Build. Build links separately model-generated units and makes an executable
Kernel in the Design Database.
c. Sim. Sim invokes the Kernel and passes user-defined runtime parameters to the
model. Execution of the simulation model will typically result in the production
of a file containing signal history.
d. Report Generator (RG). The Report Generator produces human readable re-
ports from the file of signal histories. The selection of signals and the format
of the report are determined by report control language file supplied by the user.
e. VHDL Library System (VLS). VLS provides the commands necessary for the
Design Database.
f. Design Library Manager. The Design Library Manager is the database man-




After a VHDL model has been created, the model needs to be simulated. The
simulation procedure is shown in Figure 16. The first step, as shown in Figure 16, is
to invoke the Analyzer by typing the key word VHDL followed by the program file name
as shown in the file Batch of Appendix D. If the model has no error, an IVAN form
data will be created. Two rules govern how VHDL design units are analyzed:
1. A body cannot be analyzed before its interface.
2. A unit that references a package cannot be analyzed before that package.
After the VHDL program has been translated to the IVAN form, it then can
be sent to the Model Generator by typing MG preceding the design VHDL unit name,
i.e., the name of the entity or the package just been analyzed. If the VHDL unit is a
package body, the qualifier ",'body" must follow the MG key word.
Each model when simulated needs to have a top entity. This top entity may be
thought of as a unit that contains a model under test. The top entity itself cannot have
any ports, but. it can have generics for passing parameters from external entity or
VHDL supporting environment. An example is shown in the TEST_BENCH of Ap-
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VHDL file-name
MG [/body] [/top] design_unit_name
BUILD [/replace] [/ker=kernel_name] top_entity-name
SIM [/param] [/interactive] [/trace=select_file] [/map] kernel_name
RG [/map] kernel_name report_control_file
Tigure 16. Simulation procedure
pendix B. In the structure of the top entity, the user must provide a test vector mech-
anism in order to conduct the necessary testing. When generating this top entity, a
qualifier "top" must follow the key word MG.
After all the object modules have been "Model Generated", they can be "linked"
by typing BUILD. This will produce an executable Kernel in the work library. The user
can assign a kernel name by using the qualifier "ker= name" following the key word
BUILD.
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The SIM key word will execute the Kernel and generate a Run in the working
library. The SIM can be followed by a qualifier "/trace = select", where "select" may be
any file name which contains the pathnames of the selected signals. Consequently, the
Simulator will record the histories of these selected signals. In this way, the user can
discard those irrelevant internal signals, and use the limited memory to keep the wanted
signal information. If no trace qualifier is specified, which is the default, then the his-
tories of all the signals will be kept.
As mentioned above, the top entity can only have the generic declaration, which
can receive the values provided by the SIM qualifier 7param= ". With this feature, the
user can control the simulation time or even change the operation of the model.
Besides the non-interrupting simulation mode, the VHDL supporting environ-
ment also provides an interactive simulation mode as shown in Figure 15. In this mode,
the user can set the breakpoint, see the signal transitions, and change the status of the
signals. The interactive simulation mode is a very useful tool in debugging.
2. REPORT GENERATOR
The Report Generator will produce a readable report file from recorded infor-
mation. Its output signal and format are controlled by the report control file.. An ex-
ample file is shown in Appendix B. The command to generate the report is as follows:
RG control_f ile report_output_f ile
Note that only those signals with histories preserved in the simulation can be generate
in the report.
The qualifier "/map" can be used with key word SIM and RG, this qualifier can
produce a signal map, which contains all the signals used in the model. With this signal
map, the user can easily find out the wanted signal pathnames. An signal map example
is shown in Appendix C.
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3. VHDL LIBRARY SYSTEM (VLS)
The VLS allows user to interact with the VHDL Design Database. The user can
create his own library. A library is either a primary library or a secondary library. A
primary library may contains the following kinds of data:





The secondary library may contain only package bodies, architecture bodies,
and other secondary libraries. The purpose of secondary library is to allow users to
experiment with their designs by using alternative package bodies or architecture bodies.
The VHDL Library System is entered by typing the VLS key word. After en-
tering the VLS, the user can make his own library by typing the key word MAKELIB
followed by a physical library name, an example is shown below:
MAKELIB «user_account.EPROM»
Note that the symbol " < < > >" means that the name inside is the physical name of
the created library. The user_account is the user login name. In VLS, this name is
treated as a root library name. Every user must have a root library. In the example
above, a library called LPROM was created under the root library.
There are two predefined libraries: STD and WORK. STD is the logical name
of the standard library. WORK is the logical name of the current user working library.
The logical name can be declared as follows,
DEFINE EPROM «user_account. EPROM»
All the created VHDL units will be stored in the current working library whose
default is the root library. If the user wants to change the current working library, he
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or she has to type the key word SETLIB followed by the physical or logical library name
in the VLS environment. For example,
SETLIB EPROM
will change the working library7 to < < user_account.EPROM > > .
The design group members may share each others libraries. For example, as-
sume that there are two users, "phred" and "janus". If "janus" creates a entity that uses
the package EP310_PACK in the library EPROM, and the EPROM belongs to "phred",
she may declare
library EPROM;
use EPROM. EP310_PACK. all;
entity
With the shared libraries, the user can avoid the redundant components and standardize
the desisn.
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III. MODELING THE EP310
A. INTRODUCTION OF THE EP310
The EP310 is an Erasable Programmable Logic Device (EPLD) manufactured by the
Altera corporation. A user can use the CAE design tools, as shown in Figure 17, to
configure the connections in the programmable AND logical array and the flexible
output feedback section of an EP310. As shown in Figure 17, the user can do his design
via schematic capture entry, state machine entry, netlist entry, or boolean equation
entry. Once the design was finished, it can be processed, and a JEDEC file is produced.
The JEDEC file is a file with the standard data transfer format from the design system
to the hardware programmer unit. An EPLD can be physically configured by a "hard-
ware programer" with the JEDEC file as input.
Externally, the EP310 provides 10 dedicated inputs. One of which may be used as
a synchronous clock input. Eight I/O pins, shown in Figure 18, may be configured for
input, output or bi-directional operation.
Figure 18 shows the complete EP310 block diagram, and Figure 19 shows the basic
EP310 macrocell. The internal architecture of a microcell is organized in a sum of pro-
ducts (AND-OR) structure. Inputs to the programmable AND array, shown running
vertically in Figure 19, come from two sources:
1. The true and complement of the 10 dedicated input pins.
2. The true and complement of 8 feedback signals, each one originating from a I/O
Architecture Control Block.
The 36 input AND array, as shown running horizontally in Figure 19, is called the
product term. There are 8 identical macrocells in an EP310. Each macrocell has 9

















Figure 17. BLOCK diagram of EPLD design environment
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This diagram shows one ol the eight Mucrocells within the EP310.
Figure 19. EP3I0 niacrocell [From Ref. 6 ]
At each point of intersection in the product term, as shown in Figure 19, there exist
an EPROM type programmable connection. Initially, all connections are made. This
means that both the true and complement of the inputs arc connected to each product
term. Connections are opened, according to JEDEC file during the hardware program-
ming process. Therefore, any product term can be connected to the true or complement
input signals. When both the true and the complement connections of any input are left
intact, a logical false results on the output of the product term. If both the true and
complement connections of any input are programmed open, then a logical "don't care"
results for that input. If all inputs of a product term are programmed open, then a
logical true results at the output of the product term.
As shown in Figure 19, the outputs of 8 product terms are ORed together, and the
output of the OR gate is fed as an input to the I/O Architecture Control Block. In the
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I/O Architecture Control Block the signal from the OR gate is configured for register
or combinatorial operation via Output Selection Switches. Both types of operations can
produce inverted output. The feedback mode of the I/O Architecture Control Block can
be programmed as combinatorial feedback, registered feedback, I/O (i.e, directly from
the pin), or none, via the feedback selection switches.
Besides the normal macrocell product terms, there are additional Synchronous Pre-
set and Asynchronous Clear product terms. These product terms are connected to all
D-type flip-flops. When the Synchronous Preset product term is asserted HIGH, the
output of the register will be loaded with a HIGH on the next LOW to HIGH clock
transition. When the Asynchronous Clear product term is asserted HIGH, the output
of the register will immediately be loaded with a LOW independent of the clock- An
asynchronous clear assertion overrides a synchronous preset asseration.
B. DEFINE THE PROBLEM
Since an EPLD device is programmable, its configured structure varies with different
implementations. It is desirable to model an EPLD device in VHDL so that it is inde-
pendent to the design environment, i.e, does not depend on the design tools. The model
can read in a user created JEDEC file, and configure its internal connection to perform
the user specified function.
Besides the correct functional simulation, a model must also provide the correct
timing simulation. When the timing of the model is violated due to register timing re-
quirement, or bus collision, the simulator should be able to warn the user and report
where the error occurred.
C. DECOMPOSITION OF THE EP310
In this research, a hierarchical structure approach was used to model the EP310.
The top of the hierarchy is the EP310 itself. Based on Figure 18, the components in the
next level down in the hierarchy are the Logic Array Macrocell, I/O Architecture Con-
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trol Block, and the tri-state buffer. Below the Logic Array Macrocell is the Product
Term. Except for the tri-state buffer, all the other next level elements are declared as
components in the EP310's architectures as shown in Appendix A. The Logic Array
Macrocell can be decomposed into 8 Product Term components. The I/O Architecture
Control Block can be decomposed into the D-type flip-flop, the Output Select Unit, and
the Feedback Select Unit as shown in Figure 19. Here, only a D flip-flop is constructed
as a component below the I/O Architecture Control Block. The Feedback Select Unit
and the Output Select Unit are implemented directly inside the I/O Architecture Control
Block.
Besides these 4 components, the EP310 model also need a place to keep the timing
parameters and a function "READ_310" to read in the JEDEC file. All these EP310
dependent functions and parameters were put into a package called EP310_PACK as
shown in Figure 20.
Functions to convert the types are needed whenever different type signals are passed
between different entities. A resolution function to resolve the multiple-source signal is
also required. Because of the general usability of these functions for all parts of the
EPLD, these functions are put into a package called EPLD_PACK, which is visible to
all the necessary components as shown in Figure 20.
D. ESTABLISH DATA FLOW
After the hierarchy of an EP310 was established, it is necessary to reveal the signal
flows between different components at different hierarchical levels. Externally, the
EP310 chip can only see 18 data pins. Ten of them are input pins and the others are
input/output pins. These 18 data pins are the data path between the outside circuit and
the EP310 internal components. Beside these signals, an EP310 model must also receive
a JEDEC file from the outside to simulate the designed behavior. This is done by
passing JEDEC file data through a generic port to the simulated entity.
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As discussed previously in this chapter, the Logic Array Macrocell has 36 signal
lines which are derived from 18 data pins. In the VHDL model, instead of using 36
signal lines, only 18 data lines were fed into the Logic Array Macrocell. These 18 data
lines corresponding to the 18 data pins on the EP310. Doing it this way helps to reduce
the excessive internal signals in the VHDL. The EP310 depending on the I/O architec-
ture configuration can output signals through the input/output pins.
The Logic Array Macrocell accepts 18 input signals and produce two internal
signals. One is the tri-state buffer output enable, and the other is the ORed signal fed
into the I O Architecture Control Block. The Logic Array Macrocell must also receive
the corresponding JEDEC file information, i.e., 8 product term for each row of JEDEC
file data.
There are three input signals to the I O Architecture Control Block, one from the
Logic Array Macrocell, one from the dedicated input pin (serve as synchronous clock),
and the last one from the 10 pin. The I O Architecture Control Block outputs two
signals, one is the feedback signal, and the other is fed into the tri-state buffer. The I/O
Architecture Control Block must also receive the corresponding JEDEC file information
that used in configuring the switches in the two select units.
For a D flip-flop there are four input signals. One is the clock which is from the
dedicated synchronous clock input pin. The second one is the synchronous preset which
is from the synchronous preset product term. The last one is the asynchronous clear
which is from the asynchronous clear product term. Although, there are no program-
mable connections in the D flip-flop, the JEDEC file informations is still needed to dis-
able the assertion mechanics inside the D flip-flop, which will be discussed in the
REGISTER TIMING section.
The Product Term was used inside the Logic Array Macrocell and the EP310. The






















Figure 20. Decomposed EP310 hierarchical block diagram
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produce one output signal. The Product Term must also receive the JEDEC file infor-
mation from the next higher level entity in order to perform the user specified functions.
Figure 20 shows the decomposed hierarchical block diagram. As discussed above,
the EP310 consists of 4 components, Logic Array Macrocell abbreviated as Macrocell,
I/O Control Architecture Control Block abbreviated as IO_control, Product Term ab-
breviated as P_term, and D flip-flop abbreviated as D_register.
The binding of component to entities is performed by configuration specifications.
The configuration performs a component selection kind of function. With this feature,
interchange of components from different technologies are possible. As discussed in
Chapter II, VHDL configuration specifications appear in the declarative part of the
block where the corresponding component are called. In certain cases, however, it may
be more suitable to leave the configuration unspecified and defer such decision until the
Kernel is built [Ref. 4: pp. 1-9].
E. SIGNAL ASSIGNMENT
There are two ways to assign signals. One is to gather signals with common prop-
erties in an array. The other is to treat the signals separately. The benefit of using a
signal array is its simplicity. But, there is a drawback. That is, each time when one of
the elements in the array is activated, the whole array is activated. The processes asso-
ciated with the elements of the array will be activated too often in a complex design.
This costs a lot of simulation time. On the contrary, the single signal assignment may
be more efficient in reducing the simulation time. But, it will make the model complex
and hard to comprehend. In this study, the EP310 data pin signals are defined sepa-
rately in order to reflect the real chip pinout; the rest of the signals are implemented by
using the signal array.
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F. JEDEC FILE INFORMATION TRANSFER
As mentioned before, the EPLD model needs to read in the JEDEC file information
in order to perform the designed function. There are three methods to transfer the
JEDEC file information from outside to an entity model:
1. Assign information via generic.
2. Passing information via port.
3. Passing information by predefining it as a constant in the package, and make it
visible to the entities.
Since the JEDEC file depends on the user's implementation, it can van". It is not
a good approach to declare the JEDEC file data as constants inside the package. If
signals were used to transmit the JEDEC file data, the total number of signals including
the implicit signals will be too large. This will affect the total simulation time, since ev-
ery signal driver of this large set has to be checked at each delta cycle.
Due to the reasons discussed above and the nature of the JEDEC file, passing in-
formation via the generic is preferred. In this research, using generic to transfer JEDEC
file information were adopted. The JEDEC file name is fed in via the EP310 generic at
one level higher than the EP310 entity. In the EP310 declaration part a function called
READ_JEDEC is used to read in the necessary JEDEC information. An example of
using generics to pass the JEDEC file data to EP310 entity is illustrated on the next
page.
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-- inside package EP310_PACK declaration.
function READ_JEDE( file_name: in string)
return jedec_f ile_data;
-- inside the TEST_BENCH body.
architecture demo of test_bench is
component EP310 generic( JEDEC_file_name);








-- inside the EP310 entity body
architecture STRUCTURAL of EP310 is
constant BIT_MAP : jedec_file_data
:= READ.JEDECC'JEDEC.file.name") ;
The constant "BIT_MAP" is declared to have a "jedec_file_data" type, and its value is
assigned by the returned value from the function READ_JEDEC. After the BIT_MAP
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is initialized, its subcomponents are passed via generics to the corresponding compo-
nents below the EP310. Note that the "jedec_file_data" type is not defmed here. Refer
to Appendix A for the actual declaration and the exact program.
G. MULTIPLE LEVEL LOGIC
Because not all pins on the chip will be used, it is necessary to introduce a signal
with three-level logic to represent the unconnected situation. The EP310 model uses a
new type TRI, which as shown below has a three level logic: '0', T and 'U'.
type TRI is ('U T ,'u 1 ,'l');
The X", depending on the location of the signal, means unconnect or undefined.
Since the VHDL is a strongly typed language, when constructing a multiple state
design, it is necessary to include a type conversion function to pass different type signals
between different processes. The following is a conversion function example used in the
EP310 model.
function tri_to_bit( inbit: tri) return bit is
begin







Note that, the conversion function will return a value '0', if the input is 'U\
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II. BUSSED SIGNAL
Shown in Figure 21 is an example where the signal "local" is driven by two sources.
The sources of the signal "local" can come from the output of the tri-state buffer or from
the "io_pin". Below is the statement that can model this connection.
local<= output after tod when enable=, l' else










to feedback select unit
Figure 21. I/O primitive signal flow diagram
Note that the statement above has implied that the "output" signal has higher pri-
ority then the "io_pin" signal. This is reasonable, since the "output" signal drives not
only the "local" signal but also the "io_pin" signal. Only when the tri-state buffer is
disabled, will the "io_pin" signal value be assigned to the signal "local".
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As mentioned before, the "io_pin" is a bi-directional pin driven by two sources, one
is the tri-state buffer output, and the other is an external user input. It is driven in a
time multiplexing sense. In order to model this circuit, it is necessary to declare the
"io_pin" signal as a resolved signal. A resolved signal is a signal that has an associated
resolution function. Resolution function is a user defined function that computes the
value of a resolved signal form its multiple sources.
There are two ways to declare a resolved signal. One is by adding a resolution
function to the front of the type, such as:
signal io_pin: inout RESOLVER tri;
The other way is to declare the signal with a resolved subtype, such as:
subtype tri_state is RESOLVER tri;
signal io_pin: tri_state;
The resolution function used here is called the RESOLVER. Basically, the RE-
SOLVER will gather all the sources of the declared signal, compute it according to user
defined rules, then return the resolved value. Below is the implementation of the func-
tion RESOLVER.
function RESOLVER( signal inputs: tri_vector)
return tri_state is
variable resolved_value: tri_state: ='U'
;




for i in inputs ' range loop
if inputs( i)/='U' then




assert flag <= 1




In the signal assignment statement the io_pin is assigned as:
io_pin <= output after tod when oe = ' l' else
'U' after tod when oe= '0 1 else
'U'j
Note that if the corresponding tri-state buffer is enabled, i.e., oe= T and, in the mean-
time, the user gives io_pin another assignment from the top entity, then the signal will
have two active sources. It means that the source values are not all 'U'. In this case,
the resolution function shown above will assert the data collision message. On the other
hand, if only one source is active, the resolution function will output the active source
value and assign it to the io_pin without the violation message.
I. PRODUCT TERM INTERNAL CONNECTION
As mentioned previously the EPLD logic array has programmable internal con-
nections. The connections were made according to the corresponding JEDEC file spec-
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ification. In this research a function, called check_Pterm, is used to generate the correct
functional output. The check_Pterm function has two type of inputs:
1. Eighteen signals from the feedback lines shown in Figure 19.
2. Thirtv-six internal connection specification defined as P_string from the JEDEC
file.
The check_Pterm function generates the correct value according to the specification and
the conventional logic array rules discussed in the previous section. The main mech-
anism of this function is to decide whether the input signal should be included by ex-
amining the true and complement connections of the signal in the JEDEC file. Shown
below is a portion of the decision statements used in the check_Pterm. The statemens
are written in VHDL alike pseudo code. Refer to the package EPLD_PACK of Ap-
pendix A for the full exact detail:





while i<=P_string' length loop
if(P_string(2*i-l)='0' and P_string(2*i)= ! 1* ) and




-- other decision statements,
end loop;
return output;
The "P_string" in the above example is an array which contains the programmable
AND array internal connection data. The statement "P_string (2*1-1)= '0' and
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P_string(2*i) = T " will check the connections to see whether only the complemented
connecting point shown as P_string(2*i-1) exists. If the complemented connecting point
exists and if the corresponding "input_signal(i)" is T or 'U' (unconnected), the output
will be '0'. With statements similar to the above example, the other three situations are
checked to produce the correct output. These three situations are: a) both the true and
the complement connecting points exists, b) both points do not exists, or c) only the true
connecting point exists. See the function check_Pterm of Appendix A for the details.
J. EPLD TIMING SIMULATION
As discussed in a "EPLD timing simulation" paper [Ref. 7], the timing diagram of a
general EP310 is shown in Figure 22. The delay time through logic array (tlad) was
modeled as a constant. The rest of the timing parameters were like those found in the
conventional logic circuit. Below are the description of the timing parameters shown in
Figure 22.
1. tin- input pad and buffer delay.
2. tio- I O input pad delay. This delay need to be added to tin when an I/O pin is used
as input.
3. tod- output buffer and pad delay.
4. txz- time to tri-state output delay.
5. tzx- tri-state to active output delay.
6. tlad- logic array delay.
7. tlade- enhanced logic array delay.
8. tsu- register setup time.
9. th- register hold time.
10. tclr- asynchronous register clear time.
11. tclre- enhanced asynchronous register clear time.
12. tics- system clock delay.
13. tic- clock delay.
14. tice- enhanced clock delay.




























Figure 22. EPLD timing block diagram [From Ref. 7
J
16. ten- minimum clock duration, when clock is high.
17. tel- minimum clock duration, when clock is low.
Since a EP310 is decomposed into four components shown in Figure 20, it is nec-
essary to assign each component with its associated timing parameter. Figure 23 shows
the decomposed components with their timing parameters. All the timing parameters
used in this research can be found in [Ref. 7].
1. REGISTER TIMING
The most important timing problem related to a register is its setup time, hold
time, and minimum pulse width. For example, consider the clocked register in
Figure 24. It is a common requirement that the data input be stable for a duration of
time prior to the clock transition that strobes the data into the register. This require-
ment is known as the setup time of the data relative to the clock. A similar requirement
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Figure 23. EP310 hierarchical hlock diagram with time parameter
states that the data should remain stable a minimum amount of time after the clock
transition which is known as the hold time requirement.
Figure 24 shows the input specifications for the register in a typical EPLD. The
specification says that (1) DATA should be stable for tsu nanoseconds before CLOCK
































Figure 24. D register timing diagram
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CLOCK should have a minimum duration at the high level of at least tch nanoseconds.
The following assertion statement in VHDL checks the setup time specification of the
D register of the EP310:
assert not( not clk'stable and clk=, l' and (not d 1 stable(tsu)) and
clear='0' and (03='0' or 04='0' or F2= T 0'))
report "Setup Time Failure";
Using the DeM organ's theorem, one could convert the assertion statement to a simpler
form
assert ck ! stable or ck=, 0' or d' stable( tsu) or clear='l' or
(03=' 1' and 04=* l' and F2='l')
In the above example the attribute D'STABLE(tsu) will be TRUE if and only
if signal D has been stable for tsu time units already. Since this D register has an
asynchronous clear, it is necessary to include "clear ='0'" in the assertion statement.
Otherwise, when the "clear" is set to one, the D register will resume the synchronous
clock cycle and produce the errorous result. The reason for checking the switches 03,
04, and F2 in Figure 19 is to see if the register is selected to operate. If the macrocell
is dedicated to perform combinational logic, then the assertion will be disabled.
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(nol clk'deley(th)'stable) and clk'delay(th)='0'





Figure 25. Hold time timing diagram
The hold time can be checked by using the following VHDL statement:
assert ck'delayed(th) ' stable or ck'delayed( th)=' 0' or d'stable(th) or
clear='l' or (03=' l' and 04=' l' and F2='l')
report "Hold Time Failure";
The statement will check the stability of data "d" after the necessary hold time (th). The
hold time start from the rising edge of the clock and end at the falling of the clock as
shown in Figure 25. If the evaluation of the statement are false then the error will be
reported, which means the flip-flop hold time is not satisfied.
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Similarly, the minimum pulse-width can be checked by using the following
statement:
assert ck 1 stable or ck='l' or ck' delayed' stable(tch) or (03=' l' and 04=' l'
and F2='l')
report "Minimum pulse width failure";
K. COUNTER
An EP310 was configured to implement a 7-bit counter. The JEDEC file was gen-
erated by using the Altera logic design tool. The model was tested as a 7-bit counter.
The simulation starts from a top entity called the "TEST_BENCH". The code of the
"TEST_BENCH" and its architecture body are shown in Appendix B. The simulation
result are also shown in Appendix B. Basically, the "TEST_BE\CH" calls the EP310
entity, provides the signals to the EP310's input pins, and the the external JEDEC file
name to the EP310's generic. The user can control the simulation time via the generic
of the "TEST BENCH".
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IV. MODELING THE EP1800
A. INTRODUCTION OF THE EP1800
The EP1800 like the EP310 discussed in Chapter III is also an Erasable Program-
mable Logic Device with a larger number of macrocells. In the EP310 there are about
300 gates, but in the EP1800 there are about 2100 gates [Ref. 6: pp. 2-4]. The EP1800
has a classic programmable AND array just like the EP310. But, unlike the EP310
which has only one D-type flip-flop, the register inside the EP1800 can be programmed
into a D-type, T-type, JK type, or RS type flip-flop. Each register can be clocked
asynchronously on an individual basis or synchronously on a banked register basis [Ref.
6: pp. 2-6].
The block diagram of an EP1800 is shown in Figure 26. Externally, the EP1800
provides sixteen dedicated data inputs, four of which may be used as the system clock
inputs. There are 48 I/O pins which can be individually configured to be input, output,
or bi-directional pins.
Internally, the EP1800 contains 48 macrocells. As shown in Figure 27 and
Figure 28, each macrocell contains three basic elements: a logic array, a selectable reg-
ister element, and a tri-state I/O buffer. All the combinatorial logics are implemented
within the logic array. For register applications each macrocell provides one of four
possible flip-flop operations: D, T, JK, and SR.
The EP1800 is partitioned into four identical quadrants as shown in Figure 26.
Each quadrant contains 12 macrocells. The macrocell input signals come from the
EP1S00 internal bus structure. The macrocell output may drive the EP1800 external
pins as well as the internal buses. Sixteen of the EP1800's 48 macrocells offer increased
speed performance through the Logic Array. These "Enhanced Macrocell" can be uti-
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Figure 27. Local macrocell: [From Ref. 6J
lized in places where combinatorial logic path delay is critical. There are four Enhanced
Macrocells for each EP1800 quadrant as shown in Figure 26. A detailed delay timing
specification of these Enhanced Macrocells are listed in the file EP1800_PACK in Ap-
pendix A.
There are other sixteen "Global Macrocells" that can provide dual functions. These
Global Macrocells shown in Figure 28 implement buried logic functions, and at the same
time serve as dedicated input pins. Thus, the EP1800 may have an additional 16 input
pins yielding a total of 32 inputs. The Global Macrocells have the same timing charac-
teristics as the General Macrocells [Ref. 6: pp. 2-7].
Each of the EP1800 internal flip-flops can be clocked independently or in user-
defined groups. Any input or internal logic function may be used as a clock. These



































Figure 2<X. Global macrocell: [From Rcf. 6]
tive (CLKB). In this way, the flip-flop can be configured for either positive or negative
edge triggered operations.
Four dedicated system clocks, CLK1 through CLK4, provide clock signals to all the
flip-flops. System clocks arc fed directly from the HP 1800 external pins. With this direct
connection, a system clock imposes the shortest delay than internally generated clock
signals. There is one system clock per EP1800 quadrant. When using system clocks, the
flip-flops are positive edge triggered, i.e., data transitions occur on the rising edge of the
clock.
B. DECOMPOSITION OF THE EP180U
Just like the EP310, the hierarchical structure approach is used to decompose the
EP1800. The top level is the EP 1800 itself. Based on figure 26 the next level down in
the hierarchy are the Quadrants. Below this level is the Global Macrocell and the Local
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Macrocell. The hierarchical levels lower than macrocells are similar to those structures
in the EP310.
The EP1800 model also needs a function READ_JEDEC to accept the JEDEC file
and a few other necessary functions to implement the real physical device. All these
functions together with the timing parameters and the defined types are stored in a
package called EP1800_PACK as shown in Figure 29.
The EP1800_PACK and the EPLD packages discussed in Chapter III are visible to
all the necessary components. The total EP1800 hierarchical structure is illustrated in
Figure 29.
C. ESTABLISH DATA FLOW OF THE MODEL
After the hierarchy of the EP1800 is established, it is necessary to identify the signal
flows between different components.
Looking at an EP1800 chip from outside, only 60 data pins and 4 dedicated system
clock pins are visible as shown in Figure 30. Therefore, at the top level of the entity
EP1800, there are 64 signals in its port declaration. These 64 signals serve as the signal
paths between outside circuit and the EP1800 internal components. Besides these
signals, an EP1800 model must also receive a JEDEC file from the outside to simulate
the user-designed behavior. This is done by passing the JEDEC file name through a
generic port to the simulated entity just like the method used for EP310.
Inside the EP1800 entity, there are 4 quadrants. These 4 quadrants are symmetric
in some sense, i.e., two of them are upside down. Therefore, there is only need to build
one quadrant model. The remaining quadrants can be implemented by using the model
directly or modifying the generic with the reverse function. The details are described in
the EP1800 architecture body of Appendix A.
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Figure 30. EP1800 chip overview: [From Ref. 6]
The signals going into each Quadrant include the global bus inputs and a system
clock input. Four of the Quadrant output signals are from the Global Macrocell tri-
state buffer outputs. The rest of the 8 signals are bi-directional General Macrocell I/O
pins.
There are 12 macrocells inside each Quadrant. These macrocells are classified as
Global Macrocell, General Macrocell, and Enhanced Macrocell. The structure of the
General Macrocell is the same as the Enhanced Macrocell. The only difference between
these two macrocells is that the Enhanced Macrocell has a shorter time delay. There-
fore, when modeling the EP1800, it is only necessary to build the General Macrocell
modules and the Global Macrocell module. The Enhanced Macrocell module can be
yielded by changing the timing parameters of the General Macrocell.
The macrocell accepts bus inputs and a system clock input. The bus inputs consist
of 44 input signals. The macrocell outputs consists of two signals. One comes from the
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10 Architecture, and the other is a tri-state output enable signal. The internal struc-
tures of the Global Macrocell and the General Macrocell are identical except that the
General Macrocell has a feedback select switch and the Global Macrocell has an output
enable switch. The total numbers of signal-flow control switches are the same in both
type of macrocells.
The I/O architecture in the macrocell accepts the ORed logic array signal, an input
clock signal, and a register clear signal. The ORed logic array signal is generated from
8 ORed logic-and-arrays similar to those in the EP310 structure. The input clock signal,
depending on the clock select switch, is either from the quadrant synchronous clock or
from the enable'clock logic-and-array output.
The internal structure of the I/O architecture consists of a D-type flip-flop, logic
gates, and 3 signal flow control switches. Because of the non-disclosure aggreement with
the Altera corporation, the detail structure inside the I/O architecture is not discussed.
In Appendix A, the 10 architecture module of the EP1800 only shows the entity dec-
laration part.l
All the EP1800 internal connecting point information in the JEDEC file are passed
to the entity via the corresponding entity generic. The parameter in the generic of
EP1800 is a character string which can be any user-created JEDEC file name. After the
JEDEC file name is passed into the body of the EP1800, the function READ_JEDEC
will read in the JEDEC file data stored in the JEDEC file name. The function will assign
this composite type (EP1800_TYPE) JEDEC file data to a constant call BIT_MAP.
Then, like that done for the EP310, the corresponding elements of this composite con-
stant are passed to the corresponding lower level components. For more details please
see Appendix A.
1 For more information please contact Prof. CHIN-HWA LEE, Naval Postgraduate School.
Monterey, CA 93943.
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D. GENERAL MACROCELL AND ENHANCED MACROCELL
As mentioned previously, the General Macrocell and the Enhanced Macrocell have
the same structure but different timing parameters. In order to make the model size
more compact and to avoid the redundant VHDL program, these two types of macro-
cells use the same architecture body. The way to define whether the macrocell is a
General Macrocell or an Enhanced Macrocell is by passing different timing parameters
via generic. For Enhanced Macrocell this would look like:
ENHANCED: LOCAL_MACROCELL generic map(P_ARRAY( 1 to 10),
I0_ARRAY(1), tlade, tclre, tic)
where the "tlade", "tclre", and "tic" are the enhanced timing parameters. The
"P_ARRAY" and the "IO_ARRAY" are array types. They contain the corresponding
product terms and I/O select unit JEDEC file data. The word "enhanced:" in front of
the local_macrocell is referred to as the label of this component instantiation. If there
are more than one identical component instantiation in the same block level, the labels
with different names must be used in front of these instantiations. The General
Macrocell and Enhanced Macrocell have the same expression but different generic val-
ues, i.e., the timing parameters.
E. THE REUSABLE QUADRANT MODEL
Although the Quadrants inside the EP1800 have the same structure, the pin assign-
ment combined with the ordered JEDEC file data makes the generic map assignment of
Quadrant-B and Quadrant-C in the reverse order. In order to reuse the same Quadrant
model, in this work, two "reverse functions" are built. Both "reverse functions" can re-
verse the order of the input array. Below is one of the reverse function used in the
EP1 800 model.
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function REVERSE(A: in IO_array_type) return 10
_array_type is
variable rev_array: 10_array_type( 1 to A' length);
variable c: POSITIVE := 1;
begin






Note that the attribute "A'REVERSE_RANGE" will output the As range in the reverse
order. That is, the attribute will have the range ARIGHT downto A LEFT if the range
of A is ascending, or ARIGHT to A'LEFT if the range of A is descending. These two
reverse functions are put into the package EP1800_PACK.
When using the Quadrant B and C, the reverse function is placed in front of the
generic parameter P_array, and IO_array as follows
QUADRANT_B:
QUADRANT generic map(REVERSE(P_array( range) )
,
REVERSE( I0_array( range) )
)
-- port map specification
Note that the variables inside the above two REVERSE functions have different types.
In spite of the different types of this two arrays, the VHDL will automatically find the
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corresponding matching function according to the input parameter type. In VHDL this
kind of functions are called overload functions.
F. THE EP1800 BUS STRUCTURE
The internal bus structure of the EP1800 is more complicate than that of the EP310.
Basically the EP1800 bus can be divided into two kinds, local bus and global bus. The
local bus, as the name implies, only provides a signal path between macrocells within the
same quadrant. The Global bus on the other hand provide the signal path to all the
macrocells inside the EP1800 chip.
The local bus consists of 12 feedback signals from 12 macrocells as shown in
Figure 27 and Figure 28. These local feedback signals can only feed into the macrocells
of that quadrants and cannot be accessed by the other quadrants. The local bus has two
kinds, one is from the Global Macrocell I/O Architecture output, and the other is from
the Local Macrocell feedback. The local bus from the Local Macrocell feedback has two
sources, one is from the I/O Architecture output and the other is from the I/O pin.
Which one of the two sources to use is decided by the feedback select switch as shown
in Figure 27. This switch is configured by the JEDEC file data.
The global bus can be divided into two classes, one is for the Global. Macrocell
feedbacks and the other is for global dedicated input pins. The Global Macrocell feed-
backs come from each quadrant's 4 Global Macrocells as shown in Figure 26. Since
there are four quadrants, the total global feedbacks are 16. The global bus can be ac-
cessed by any macrocells within the EP1800.
The EP1800 bus signal assignments are done at two entity levels. The global bus
signals are assigned at the EP1800 entity level as shown in the EP1800 architecture body
of Appendix A. The local bus signals are assigned at the Quadrant entity level as shown
in the Quadrant architecture body of Appendix A. The global bus and local bus are
concatenated together at the Quadrant entity level as follows
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inputs <= local_bus & global_bus;
where the symbol "&" means concatenation. Here, this statement will connect the sec-
ond array "global_bus" right after the first array, and form a new array "inputs". This
new array will be fed to the macrocells.
G. UP-DOWN COUNTER
An application simulation of the EP1800 model was done in this study. The model
was implemented as a 16 bits up/down counter. The counter was constructed by cas-
cading two 8-bit counters together. The 8-bit counter used here was adopted from the
ALTERA's TTL Macrofunction library [Ref. 8]. Figure 31 shows the 16-bit up-down
counter block diagram and its corresponding function table.
The simulation was done by running a top entity discussed in Chapter II called the
"TESTBENCH". The code of the "TESTBENCH" and the corresponding result are
in Appendix B. Basically, the "TEST_BE\CH" will call the EP1800 chip and provide
the signals and the external JEDEC file name via the port map and the generic map to
the EP1800. The JEDEC file can be created by any EPLD development tool as dis-
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In this thesis the general VHDL language features were introduced first. Then, the
discussion of the EP310 and EP1800 structures leads to the modeling of these devices.
Study revealed a number of problems in modeling these EPLDs. The solution of these
problems were described and tested. The modeling technique used for EP310 and
EP1800 can be equally applied to the modeling of other types of EPLD with similar
structure.
It is very difficult to verify the model's accuracy. One way to verify the accuracy
of the model is by running the manufacture's hardware test vectors for the corresponding
hardware [Ref. 9]. Since the manufacture's test vector is not available , in this study only
the correctness of the individal modules are tested. If all the modules can work accu-
rately, the whole model can also work accurately.
The EP1800 and the EP1810 have a similar structure. The only difference between
them is that the general macrocells in an EP1800 were replaced by the Enhanced
Macrocells in the EP1810. The model of EP1S00 with different timing parameters can
also be used as the EP1810 model.
After using the VHDL to model the EPLD hardware, there are a few comments
about the VHDL language:
1. The VHDL language is powerful. The VHDL has a very rich instruction set, and
it also has the timing features in it. This makes the VHDL not only a very good
hardware description language but also a very powerful simulation language.
2. The VHDL is very flexible. The language allows the users to declare their own
object types and signal attributes, which makes the modeling easier.
3. The VHDL language can describe the hardware from three different views: behav-
ioral, data-flow, and structural. The first two views lets the user model the hard-
ware at an abstraction level. The hardware physical description is done at the
structure level.
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4. A hardware description can be detailed and accurate. The control statement and
timing facility discussed in Chapter II allows the model to reflect not only the
function of the hardware but also the timing characteristics.
5. The VHDL language statement is easy to comprehend. Since the VHDL is ori-
ginally used as a description language, it allows meaningful variable and signal
declarations. It also allows modules to be declared as functions. This make the
program code more readable than most of the other languages.
6. The VHDL language learning curve is longer than those of the other languages.
As was discussed before, the VHDL has a very rich instruction set. This sometimes
is not a merit to the user, since rich instruction set means user need to take a longer
time to learn more language features and rules.
B. PROGRAM SPEED
Like the other hardware simulation, the VHDL simulation takes a lot of time. In
VHDL each simulation cycle is called a delta cycle. The simulation is event-driven,
which means whenever any signal changes its value, the simulator will execute the cor-
responding statements once. If the model is too complicated or contains too many de-
tails which used up more internal signals, it will costs a lot of the CPU time. On the
other hand, if the model is very abstract, i.e., modeling at the chip level or system level,
then the simulation time can be reduced considerably.
The models built in this study are gate level models which contain a detailed circuit
description. This means that the models built here need more execution time than the
other approaches. Besides long simulation time, model analyzing, generating and
building processes also takes longer time than anticipated.
The method of simulation developed in this work may not be the optimal one. One
possible way to improve the simulation efficiency is to make the product-term algorithm
more efficient. It is at the bottom of the hierarchy of the EPLD model and has the
highest rate of execution.
In order to save programming time and reduce programming errors, the modeler
should thoroughly decompose the target circuit and establish the interface between all
modules via entity declaration before actually programming the architecture body.
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C. RECOMMENDATIONS FOR FUTURE STUDY
The study of this thesis is concerated on the EPLD gate level modeling. But, the
VHDL modeling technique and the modules built in this study can be applied to other
logic system designs. The future study can be directed toward establishing a EPLD
component library to support the increasing EPLD implementation in designs.
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APPENDIX A. VHDL SOURCE CODE FOR EP310 AND EP1800
MODELS
A. VHDL SOURCE CODE FOR EPLD PACKAGE
package EPROM_PACK is
type Tri is ('U' ,'0' ,'l');
type tri_vec is array (NATURAL range<>) of Tri;
function resolver( signal inputs: tri_vec) return Tri;
subtype tri_state is resolver Tri;




function bit_to_tri(inbit: bit) return Tri_state;
function tri_to_bit( inbit: Tri_state) return bit;
function trivec_to_bitvec( inbits: tri_vector) return bit_vector;
function bitvec_to_trivec( inbits: bit_vector) return tri_vector;
end EPROM_PACK;
package body EPROM_PACK is
function resolver( signal inputs: tri_vec) return tri is
variable resolved_value: tri: = 'U 1 ;
variable flag: integer: = 0;
begin ••
.
for i in inputs 'range loop





assert flag <= 1







tri_vector) return BIT is
variable P_loc: natural: =0;
variable ou:bit:='l';
variable i: positive: =1;
74
begin
while i <= P_string' length loop






if(P_string(i)='l' and P_string( i+l)=' l' )then
P_loc: =P_loc+l;
end if;
-- select the true input.
if(P_string(i)=' 1* and P_strine( i+l)= , 0* ) and




-- select the complement input.
if(P_string(i)='0 and P_string( i+l)=' l' ) and























function tri_to_bit( inbit: Tri_state) return bit is
begin







function trivec_to_bitvec( inbits: tri_vector) return bit_vector is
variable local: bit_vector( inbits 1 range);
begin










function bitvec_to_trivec( inbits: bit_vector) return tri_vector is
variable local: tri_vector( inbits' range);
begin












=0 ns; -- tzx(here) = tzx( table) -tod;
=0 ns; -- txz(here) = txz( table) -tod;
=10 ns;
B. VHDL SOURCE CODE FOR EP310 MODEL
package EP310_PACK is
subtype I0_string is string(l to 7);
-- I0_string 1 to 7 are switches inside the io architecture;
type 10_array_type is array( 1 to 8) of I0_string;
subtype P_string is string( 1 to 36);
type P_array_type is array(NATURAL range<>) of P_string;
type EP310_TYPE is record
P_array: P_array_type( 1 to 74);
I0_array: IO_array_type;
end record;
-- the timing data are for EP310.
constant tin: TIME: =10 ns;
constant tio:TIME:=2 ns;





constant th: TIME: =10 ns;
constant tch: TIME: =16 ns;
constant tics: TIME: =4 ns;
constant tfd:TIME:=5 ns;





package body EP310_PACK is
function READ_JEDEC(F_name
string) return EP310_TYPE is
file F: text is in F_name;
variable temp: line;
variable temp_char: character;
variable I0_temp: string( 1 to 2730);
variable EP310_MAP: EP310_TYPE;
variable flag: boolean : =true;
variable GOOD, L_f lag: boolean: =false;
variable j ,k: integer: =1;
begin
-- cut out the unwanted portion,
while flag loop
readline(F,temp);
read( temp , temp_char )
;








report "The input file is not correct";
end loop;
-- extract the bit map information,




IO_temp(k to k+j-1): =temp. all;
k:= k+j;
end loop;
for i in EP310_MAP. p_array' range loop
EP310_MAP. p_array(i):=I0_temp(l+36*(i-l) to i*36);
end loop;
for i in EP310_MAP. IO_array' range loop






use EP310LIB.EP310_PACK. all ,SHU. EPROM_PACK. all;
entity EP310 is
generic (JEDEC: in string);
port (pin_l ,pin_2,pin_3,pin_4,pin_5 ,pin_6,pin_7 ,pin_8,pin_9 ,pin_ll
: in tri_state; pin_12,pin_13,pin_14,pin_15 ,pin_16,pin_17
,
pin_18 ,pin_19: inout tri_state );
end EP310;
library EP310LIB,SHU;
use EP310LIB. EP310_pack. all, SHU. EPROM_PACK. all;
architecture STRUCTURAL of EP310 is
component MACROCELL
generic(macro_P_array: P_array_type( 1 to 9));
port(
a














output , feedback: out tri_state);
end component;
signal macro_in : tri_vector(l to 18);
signal oeloc,orloc: bit_vector( 1 to 8);
signal local, output , feedback: tri_vector( 1 to 8);
signal clear, preset: bit;
constant BIT_MAP: EP310_TYPE := READ_JEDEC( JEDEC);
--configuration specifications.
for all:MACROCELL use entity EP310LIB. MACROCELL( behavioral);
for all:P_term use entity EP310LIB. P_term(behavioral);
for all: IO_CONTROL use entity EP310LIB. IO_CONTROL(behavioral_l);
begin
macro_in( 1)<= pin_l after tin;
macro_in(2)<= pin_ll after tin;
macro_in(3)<= pin_2 after tin;
macro_in(4)<= feedback(l);
macro_in(5)<= pin_3 after tin;
macro_in(6)<= feedback(2);
macro_in( 7)<= pin_4 after tin;
macro_in(8)<= feedback(3);
macro_in(9)<= pin_5 after tin;
macro_in( 10)<= feedback(4);
macro_in( 11)<= pin_6 after tin;
macro_in( 12)<= feedback(5);
macro_in( 13)<= pin_7 after tin;
macro_in( 14)<= feedback(6);
macro_in( 15)<= pin_8 after tin;
macro_in( 16)<= feedback(7);
macro_in( 17)<= pin_9 after tin;
macro_in( 18)<= feedback(8);
-- generate eight macrocells.
M: for i in 1 to 8 generate
macro: MACROCELL generic map(BIT_MAP. P_array( l+9*( i-1) to 9*i))
port map(macro_in,orloc( i) ,oeloc( i) );
end generate;
-- produce D_register preset input.
P: P_term generic map( BIT_MAP. P_array( 73)
)
port map(macro_in, preset);
-- produce D_register reset input.
R: P_term generic map(BIT_MAP. P_array( 74)
port map(macro_in, clear);
-- generate eight IO_control element.
CON: for i in 1 to 8 generate
CONTROL: IO_control generic map(BIT_MAP. IO_array( i)
)
port map( tri_to_bit(pin_l'delayed( tics+tin) )
,





local(l)<= output(l) after tio+tin when oeloc(l)=, l' else
pin_19 after tio+tin;
local( 2)<= output(2) after tio+tin when oeloc(2)='l' else
pin_18 after tio+tin;
local(3)<= output(3) after tio+tin when oeloc(3) =, l' else
pin_17 after tio+tin;
local(4)<= output(4) after tio+tin when oeloc(4)='l' else
pin_16 after tio+tin;
local(5)<= output(5) after tio+tin when oeloc(5)= l l' else
pin_15 after tio+tin;
local(6)<= output(6) after tio+tin when oeloc(6)='l' else
pin_14 after tio+tin;
local( 7)<= output(7) after tio+tin when oeloc(7)='l' else
pin_13 after tio+tin;
local(8)<= output(8) after tio+tin when oeloc(8)='l' else
pin_12 after tio+tin;
pin_19<= output(l) after tod when oeloc(l)='l' else
'U* after tod when oeloc(l) =, 0' else
'U';
pin_18<= output(2) after tod when oeloc(2)='l' else
'U* after tod when oeloc(2) =, 0' else
pin_17<= output(3) after tod when oeloc(3)= 1 else
'U' after tod when oeloc(3) =, 0' else
'U';
pin_16<= output(4) after tod when oeloc(4)='l' else
'U
1
after tod when oeloc(4) =, 0' else
*u';
pin_15<= output(5) after tod when oeloc(5)='l' else
'U* after tod when oeloc(5)='0' else
'U';
pin_14<= output(6) after tod when oeloc(4)='l' else
'U* after tod when oeloc(6)='0' else
pin_13<= output(7) after tod when oeloc(7)='l' else
'U' after tod when oeloc(7)='0' else
'U';
pin_12<= output(8) after tod when oeloc(8)='l' else




use EP310LIB.EP310_pack. all, SHU. EPROM.PACK. all;
entity MACROCELL is
generic (macro_P_array: P_array_type( 1 to 9));
port(a
tri_vector( 1 to 18); or_out,en: out bit);
end MACROCELL;
library EP310LIB,SHU;
use EP310LIB.EP310_pack. all, SHU. EPROM_PACK. all;




tri_vector( 1 to 18); p_out: out bit);
end component;
signal loc: bit_vector( 1 to 8);
signal en_loc: bit;
for all: P_term use entity EP310LIB. p_term(behavioral);
begin
-- generate 8 P_terms.
P: for i in 1 to 8 generate




OE: P_term generic map(macro_P_array( 9)
)
port map(a,en_loc);
or_out<= 'r when loc(l) = 'l' or loc(2) = 'l' or loc(3) = 'l' or
loc(4)='l' or loc(5)='l' or loc(6)='l' or
loc(7)='l' or loc(8)='l' else
•0';
en<= en_loc after tzx;
end behavioral;
library EP310LIB,SHU;
use EP310LIB.EP310_pack. all, SHU. EPROM_PACK. all;
entity io_control is
generic(IO: IO_string: ="0000000");
port ( elk, or_in, preset , clear
bit: =' 0* ; io_pin: in tri_state: ='U'
;
output , feedback: out tri_state);
end io_control;
library EP310LIB,SHU;
use EP310LIB.EP310_pack. all, SHU. EPR0M_PACK. all;
architecture BEHAVI0RAL_1 of io_control is
component D_register
generic(IO: I0_string: ="0000000");
port(d, ck, preset , clear: in bit:='0';q: inout bit);
end component;
signal Q_loc: BIT:='0';
for all: d_register use entity EP310LIB. d_register(behavioral_2);
begin
Dl: D_register generic map(IO)




































port (d,ck, preset , clear
bit:='0'; q: out bit);
end D_register;
library EP310LIB,SHU;
use EP310LIB.EP310_PACK. all ,SHU. EPROM_PACK. all;
architecture BEHAVI0RAL_2 of D_register is
begin
EDGE_TRIGGERED_D:
block ((ck='l' and not ck'stable) or clear='l')
signal s: bit;
begin
-- check setup time of D_register.
assert ck'stable or (ck='0') or d'stable(tsu) or (clear='l') or
(10(3)=' 1' and 10(4)=' l' and 10(6)=' l')
-- not( not ck'stable and (ck='l') and not d'stable(tsu)
-- and (clear=*0')) and (I0(3)='0' or I0(4)=*0' or I0(6)='0')
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report "Setup Time Failure. "
severity FAILURE;
check hold time of d_register.
assert ck'delayed(th) 'stable or (ck'delayed(th)=' 0' ) or
d'stable(th) or (clear='l') or
(10(3)=' 1" and 10(4)=' l' and 10(6)=' l')
-- not (not ck'delayed(th)' stable and (ck' delared( th)=' 0' ) and
-- not d'stable(th) and (clear='0') and (I0(3)='0' or
-- I0(4)='0' or I0(6)='0'))
report "Hold Time Failure.
"
severity FAILURE;
check setup time of D_register. (preset)
assert ck stable or (ck='0') or preset ' stable(tsu) or (clear= , l l ) or
(10(3)=' 1' and 10(4)=' l" and 10(6)=' l')
not( not ck' stable and (ck='l') and not preset' stable(tsu)
-- and (clear='0') and (I0(3) = '0' or I0(4) =V or I0(6)='0'))
report "Setup Time Failure. "
severity FAILURE;
check hold time of d_register. (preset)
assert ck'delayed(th) ' stable or (ck' delayed( th)=' 0' ) or
preset ' stable(th) or (clear='l') or
(10(3)=' 1' and 10(4)=' l' and 10(6)=' l')
not (not ck' delayed(th) ' stable and (ck'delayed(th)=' 0' ) and
not preset ' stable(th) and (clear='0') and (I0(3)='0' or
-- I0(4)='0' or I0(6)='0'))
report "Hold Time Failure.
severity FAILURE;
-- check minimum pulse width of d_register.
assert ck'stable or (ck='l') or ck' delayed' stable(tch) or (10(3)=' l'
and 10(4)=' 1' and 10(6)=' l')
not (not ck'stable and ck='l' and ck'delayed' stable(tch) and
-- (I0(3)='0' or I0(4)='0' or I0(6)=*0'))
report "Minimum Pulse Width Failure. "
severity FAILURE;
s<= guarded 'l' when (preset='l' and clear='0') else
d when (clear='0' and preset='0' and ck='l' and not ck'stable)
else






use EP310LIB. EP310_pack. all, SHU. EPR0M_PACK. all;
entity P_term is
generic(P: P_string);




use EP310LIB.EP310_pack. all, SHU. EPROM_PACK. all;










C. VHDL MODEL FOR EP1800.
library SHU;
use STD.TEXTIO. all, SHU. EPROM_PACK. all;
package EP1800_pack is
subtype IO_string is string(l to 5);
-- IO_string 1 to 7 are switches inside the io architecture;
type IO_array_type is array( NATURAL range<>) of IO_string;
subtype P_string is string( 1 to 88);
type P_array_type is array(NATURAL range <>) of P_string;
subtype input_line is tri_vector(l to 44);
type EP1800_TYPE is record
P_array: P_array_type( 1 to 480);
I0_array: IO_array_type( 1 to 48);
end record;
-- all the time constants are for epl800-2;
constant tin: TIME: =10 ns;
constant tio: TIME: =15 ns; -- tio(here):= tin(table)+tio( table);
constant tlad: TIME: =40 ns;
constant tlade: TIME: =35 ns;
constant tod: TIME: =15 ns;
constant tzx: TIME: =15 ns;
constant txz:TIME:=15 ns;
constant tsu:TIME:=12 ns;
constant th: TIME: =30 ns;
constant tch: TIME: =24 ns;
constant tic: TIME: =40 ns;
constant tice: TIME: =35 ns;
constant tics: TIME: =4 ns;
constant tfd:TIME:=10 ns;
constant tclr: TIME: =40 ns;
constant tclre:TIME:= 35 ns;
-- here we demonstrate overload function. (which with same function name
-- but differt input type).
function REVERSE(A









package body EP1800_PACK is
function REVERSE(A
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P_array_type( 1 to 120)) return P_array_type is
variable rev_array: p_array_type( 1 to 120);
begin







IO_array_type) return 10_array_type is
variable rev_array: 10_array_type(l to A' length);
variable c: positive: =1;
begin













string) return EP1800_TYPE is
file F: text is in F_narae;
variable temp: line;
variable temp_char: character;
variable I0_temp: string( 1 to 42500);
variable EP1800_MAP: EP1800_TYPE;
variable flag: boolean : =true;
variable GOOD, L_f lag: boolean: =false;
variable j ,k: integer: =1;
begin
-- cut out the unwanted portion,
while flag loop
readline( F , temp)
;
read( temp , temp_char)
;
if ( temp_char=' ,v ' ) then
L_f lag: =true;
end if;




report "The input file is not correct";
end loop;
-- extract the bit map information,
while not endfile(F) loop
readline(F, temp);
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j : =temp. all ' length;
IO_temp(k to k+j-1): =temp. all;
k:= k+j;
end loop;
for i in EP1800_MAP. p_array' range loop
EP1800_MAP.p_array(i):=IO_temp(l+88*(i-l) to i*88);
end loop;
for i in EP1800_MAP. io_array' range loop






use EP1800LIB. EP1800_PACK. all, SHU. EPROM_PACK. all;
entity EP1800 is















pin_57 ,pin_58,pin_59 ,pin_60,pin_61 ,pin_62
pin_63,pin_64,pin_65,pin_66,pin_67,pin_68
: inout tri_state: =, U' );
end EP1800;
library EP1800LIB, SHU;
use EP1800LIB. EP1800_pack.au, SHU. EPROM_PACK. all;
architecture STRUCTURAL of EP1800 is
component QUADRANT
generic(Q_P_array: P_array_type( 1 to 120);
Q_I0_array: IO_array_type( 1 to 12));
port(global_bus: in tri_vector( 13 to 44);
quad_clk: in bit;
io_l , io_2 , io_3 , io_4 , io_5 , io_6 , io_7
,
io_8: inout tri_state;
quad: out tri_vector( 1 to 4));
end component;




signal quad_A,quad_B,quad_C,quad_D: tri_vector(l to 4);














































(r ) after tod -- (pin 10)
(2'
) after tod -- (pin.ll)
(3"
) after tod -- (pin_12)
(4'
) after tod. -- (pin 13)
(i;) after tod -- (pin 26)
(2"
) after tod -- (pin_25)
(3"
) after tod -- (pin 24)
(4"
) after tod -- (pin_23)
(1'
) after tod -- (pin 44)
(2"
) after tod -- (pin_45)
(3'
) after tod -- (pin 46)
(4"
) after tod -- (pin_47)
(1]) after tod -- (pin 60)
(2'
) after tod -- (pin 59)
(3"
) after tod -- (pin 58)
(4"
) after tod -- (pin_57)
bus assignment statements
QUADRANT
generic map(BIT_MAP. P_array( 1 to 120),
BIT_MAP. T0_array(l to 12))




generic map(reverse(BIT_MAP. P_array( 121 to 240)),
reverse(BIT_MAP. I0_array(13 to 24)))





generic map(BIT_MAP. P_array(241 to 360),
BITJIAP. I0_array(25 to 36))
port map(global_bus ,tri_to_bit(pin_51) ,pin_36,pin_37
,
pin_38,pin_39 ,pin_40,pin_41 ,pin_42 ,pin_43,
quad_C);
QD: QUADRANT
generic map( reverse(BIT_MAP. P_array( 361 to 480)),
reverse(BIT_MAP. IO_array(37 to 48)))







use EP1800LIB.EP1800_PACK. all, SHU. EPROM_PACK. all;
entity QUADRANT is
generic(Q_P_array: P_array_type( 1 to 120);
Q_I0_array: IO_array_type( 1 to 12));
port (global_bus: in tri_vector( 13 to 44);
quad_clk: in bit;
io_l , io_2 , io_3 , io_4 , io_5 , io_6 , io_7
,
io_8: inout tri_state;
quad: out tri_vector( 1 to 4));
end QUADRANT;
library EP1800LIB, SHU;
use EP1800LIB.EP1800_PACK. all, SHU. EPROM_PACK. all;
architecture STRUCTURAL of QUADRANT is
component LOCAL_MACROCELL
generic(P_array: P_array_type( 1 to 10); 10: I0_string;
t_lad: TIME: =tlad; t_clr: TIME: =tclr;
t_ic:TIME:=tic);
port( inputs
input_line; quad_clk: in bit; '.
oe, output: out bit);
end component;
component GL0BAL_MACR0CELL
generic(P_array: P_array_type( 1 to 10); 10: I0_string;
t_lad: time: =tlade; t_clr: time: =tclr;
t_ic: time: =tic);
port( inputs
input_line; quad_clk: in bit;
oe, output: out bit);
end component;
signal oe,M_output: bit_vector( 1 to 12);
signal local_bus: tri_vector( 1 to 12);
signal local: tri_vector( 1 to 8);
signal inputs: input_line;
for all: L0CAL_MACR0CELL
use entity EP1800LIB. L0CAL_MACR0CELL( structural);
for all: GL0BAL_MACR0CELL
use entity EP1800LIB. GL0BAL_MACR0CELL( structural);
begin
inputs<= local_bus & global_bus;
M1_E: L0CAL_MACR0CELL generic map(Q_P_array( 1 to 10) ,Q_I0_array( 1)
,
t lade, tc Ire, t ice)
port map ( inputs ,quad_c Ik,
oe(l),M_output(l));
M2_E: L0CAL_MACR0CELL generic map(Q_P_array( 11 to 20) ,Q_I0_array(2)
,
t lade, tclre,t ice)
port map ( inputs ,quad_c Ik,
oe(2),M_output(2));
M3_E: L0CAL_MACR0CELL generic map(Q_P_array(21 to 30) ,Q_I0_array( 3)
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t lade, tc Ire, t ice)
port map (inputs ,quad_c Ik,
oe(3),M_output(3));
M4_E: LOCAL_MACROCELL generic map(Q_P_array( 31 to 40) ,Q_I0_array(4)
,
t lade, tc Ire, t ice)
port map ( inputs,quad_c Ik,
oe(4) ,M_output(4));
M5_GE: LOCAL_MACROCELL generic map(Q_P_array(41 to 50) ,Q_I0_array(5))
port map ( inputs,quad_c Ik,
oe( 5 ) , M_output ( 5 ) )
;
M6_GE: LOCAL_MACROCELL generic map(Q_P_array(51 to 60) ,Q_I0_array(6))
port map ( inputs,quad_c Ik,
oe( 6 ) , M_output ( 6 ) )
M7_GE: LOCAL_MACROCELL generic map(Q_P_array(61 to 70) ,Q_I0_array(7))
port map ( inputs ,quad_c Ik,
oe( 7 ) , M_output ( 7 ) )
;
M8_GE: LOCAL_MACROCELL generic map(Q_P_array(71 to 80) ,Q_I0_array(8))
port map ( inputs ,quad_c Ik,
oe(8) ,M_output(8));
M9_GL: GLOBAL_MACROCELL generic map(Q_P_array(81 to 90) ,Q_I0_array(9))
port map ( inputs, quad_c Ik,
oe(9),M_output(9));
' i-
1 1 0_GL: GLOBAL_MACR0CELL
generic raap(Q_P_array(91 to 100) ,Q_I0_array( 10))
port map ( inputs ,quad_clk,
oe( 10) ,M_output( 10) );
M11_GL: GLOBAL_MACROCELL
generic map(Q_P_array( 101 to 110) ,Q_I0_array( 11))
port map ( inputs,quad_c Ik,
oe(ll),M_output(ll));
M12_GL: GLOBAL_MACROCELL
generic map(Q_P_array( 111 to 120) ,Q_I0_array( 12))
port map ( inputs ,quad_clk,
oe( 12) ,M_output( 12));
io_l<= bit_to_tri(M_output( 1)) after tod when oe(l)='l' else
'U' after tod when oe(l) =, 0' else
io_2<= bit_to_tri(M_output(2)) after tod when oe(2)='l' else
'U' after tod when oe(2)='0' else
io_3<= bit_to_tri(M_output(3)) after tod when oe(3)='l' else
'U' after tod when oe(3) =, 0' else
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io_4<= bit_to_tri(M_output(4)) after tod when oe(4)='l' else
'U' after tod when oe(4)='0' else
•u'j
io_5<= bit_to_tri(M_output(5) ) after tod when oe(5)='l' else
'U' after tod when oe(5)='0' else
'U';
io_6<= bit_to_tri(M_output(6)) after tod when oe(6)='l' else
'U
1
after tod when oe(6) =, 0' else
'U'j
io_7<= bit_to_tri(M_output(7)) after tod when oe(7)='l' else
'U
1
after tod when oe(7)='0' else
'U'j
io_8<= bit_to_tri(M_output(8)) after tod when oe(8)='l' else




local(l)<= bit_to_tri(M_output( 1)) after tio when oe(l)='l' else
io_l after tio;
local(2)<= bit_to_tri(M_output(2)) after tio when oe(2)='l' else
io_2 after tio;
local(3)<= bit_to_tri(M_output(3)) after tio when oe(3)='l' else
io_3 after tio;
local(4)<= bit_to_tri(M_output(4)) after tio when oe(4)='l' else
io_4 after tio;
local(5)<= bit_to_tri(M_output(5)) after tio when oe(5)='l' else
io_5 after tio;
local(6)<= bit_to_tri(M_output(6)) after tio when oe(6)='l' else
io_6 after tio;
local(7)<= bit_to_tri(M_output( 7) ) after tio when oe(7)='l' else
io_7 after tio;
local(8)<= bit_to_tri(M_output(8)) after tio when oe(8)='l' else
io_8 after tio;
local_bus(l)<= local(l) when f ind(Q_IO_array( 1) ,4)=' 0' else
bit_to_tri(M_output( 1)) after tfd;
local_bus(2)<= local(2) when f ind(Q_I0_array(2) ,4)=' 0* else
bit_to_tri(M_output(2)) after tfd;
local_bus(3)<= local(3) when find(Q_I0_array(3) ,4)=' 0' else
bit_to_tri(M_output(3) ) after tfd;
local_bus(4)<= local(4) when find(Q_I0_array(4) ,4)=' 0' else
bit_to_tri(M_output(4)) after tfd;
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local_bus(5)<= local(5) when find(Q_I0_array(5) ,4)=' 0' else
bit_to_tri(M_output(5)) after tfd;
local_bus(6)<= local(6) when find(Q_IO_array(6) ,4)=*0' else
bit_to_tri(M_output(6)) after tfd;
local_bus(7)<= local(7) when find(Q_IO_array(7) ,4)=*0* else
bit_to_tri(M_output(7)) after tfd;
local_bus(8)<= local(8) when find(Q_IO_array(8) ,4)='0' else
bit_to_tri(M_output(8)) after tfd;
local_bus(9)<= bit_to_tri(M_output(9)) after tfd;
local_bus(10)<= bit_to_tri(M_output(10)) after tfd
local_bus(ll)<= bit_to_tri(M_output(ll)) after tfd
local_bus(12)<= bit_to_tri(M_output(12)) after tfd
quad(l)<= bit_to_tri(M_output(9)) when oe(9)='l' else
'U' when oe(9) = '(T else
U';
quad(2)<= bit_to_tri(M_output(10)) when oe(10)='l' else
'U' when oe(10) =, 0' else
'U';
quad(3)<= bit_to_tri(M_output(ll)) when oe(ll)='l' else
'U' when oe(ll)='0' else
*U';
quad(4)<= bit_to_tri(M_output(12)) when oe(12)='l' else
'U' when oe(12)='0' else
end STRUCTURAL;
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library EP1800LIB, SHU;
use EP1800LIB.EP1800_pack. all, SHU. EPROM_PACK. all;
entity LOCAL_MACROCELL is
generic(P_array: P_array_type( 1 to 10); 10: I0_string;





oe .output: out bit);
end L0CAL_MACR0CELL;
library EP1800LIB, SHU;
use EP1800LIB.EP1800_pack. all, SHU. EPR0M_PACK. all;
architecture STRUCTURAL of L0CAL_MACR0CELL is
component P_term
generic(P: P_string; t_lad: time: =tlad);
port(x




































P_term use entity EP1800LIB. P_term(behavioral);
I0_C0NTR0L use entity EP1800LIB. I0_C0NTR0L( behavioral):
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(
port map( inputs , loca
generic map(P_array(

































or_out<='l ! when (local(l) or local(2) or local(3)
or local(4) or local(5) or local(6)
or local(7) or local( 8) )=' l' else
*0';




clk<= quad_clk after tics;
oe<= local(lO) after tzx;
else
clk<= local(lO);
oe<=' l' after tzx;
end if;
end process 0ECK_S;
101: I0_C0NTR0L generic raap(I0,t_clr)
port map(or_out ,clk, local(9) , output);
end STRUCTURAL;
*V it itit it it it it itit it it Vr it it it ititititit it itit itititit itit it it itititit itit ititititititititit
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library EP1800LIB, SHU;
use EP1800LIB. EP1800_pack. all, SHU. EPROM_PACK. all;
entity GLOBAL_MACROCELL is
generic(P_array: P_array_type( 1 to 10); 10: I0_string;





oe, output: out bit);
end GL0BAL_MACR0CELL;
library EP1800LIB, SHU;
use EP1800LIB.EP1800_pack. all, SHU. EPROM_PACK. all;
architecture STRUCTURAL of GL0BAL_MACR0CELL is
component P_term
generic(P: P_string; t_lad: time: =tlad);
port(x: in input_line; p_out: out bit);
end component;
component I0_C0NTR0L
generic( 10: I0_string; t_clr: time: =tclr);
port(or_in, elk, clear: in bit;
output: out bit);
end component;
signal local: bit_vector( 1 to 10);













all: P_term use entity EP1800LIB. P_term( behavioral);
all: I0_C0NTR0L use entity EP1800LIB. I0_C0NTR0L( behavioral);
P_term generic map(P_array( 1)
)
port map( inputs , local( 1)):
P_term generic map(P_array( 2))
port map( inputs , local( 2)):
P_term generic map(P_array(3)
port map( inputs , local( 3) ):
P_term generic map(P_array(4)
port map( inputs , local(4) ):
P_term generic map(P_array(5)
port map( inputs , local(5) );
P_term generic map(P_array(6)
port map( inputs , local( 6) ):
P_term generic map(P_array( 7))
port map( inputs , local( 7)):
P_term generic map(P_array(8))
port map( inputs , local( 8) ):
P_term generic map(P_array(9))
port map( inputs , local( 9) );
0ECK_P: P_term generic map(P_array( 10) , tic)
port map( inputs , local( 10) );
or_out<='l' when (local(l) or local(2) or local(3)
or local(4) or local(5) or local(6)
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I0_1: I0_C0NTR0L generic map(IO)
port map(or_out ,clk, local(9) , output);
end STRUCTURAL;
library EP1800LIB, SHU;
use EP1800LIB.EP1800_pack. all, SHU. EPROM_PACK. all;
entity I0_C0NTR0L is
generic( 10: I0_string; t_clr: time: =tclr);
port(or_in, elk, clear
bit; output: out bit);
end I0_C0NTR0L;
-- For architecture body source code please contect Prof. CHIN-HWA LEE,
-- Naval Postgraduate School, Monterey, CA, 93943.
library EP1800LIB, SHU;
use EP1800LIB. EP1800_pack. all, SHU. EPR0M_PACK. all;
entity D_register is
generic( 10: character: =' 0' ; t_clr: time: =tclr);
port(d, elk, clear
bit:='0'; q: out bit);
end D_register;
library EP1800LIB, SHU;
use EP1800LIB. EP1800_pack. all, SHU. EPR0M_PACK. all;
architecture BEHAVIORAL of D_register is
begin
EDGE_TRIGGERED_D:




-- check next setup time of D_register.
assert elk' stable or (clk-'O ) or d'stable(tsu) or
(clear=' 1') or 10=' 1*
not( not elk' stable and (clk='l') and not d'stable(tsu)
-- and (clear='0')) and 10=' 0' )
report "Setup Time Fialure.
"
severity FAILURE;
-- check hold time of d_register.
assert elk' delayed(th) stable or (clk'delayed(th)-'O 1 ) or
d'stable(th) or
(clear='l') or 10=' l'
-- not (not elk' delayed(th)' stable and (clk'delared(th)='0' ) and
-- not d'stable(th) and (clear='0') and I0='0' )




-- check minimum pulse-width of d_register.
assert clk'stable or (clk='l') or clk'delayed' stable(tch) or 10=' l'
not (clk'stable and (clk='l' and elk' delayed' stable(tch) and
I0='0')
report "Minium pulse width failure"
severity FAILURE;
s<= guarded '0' after t_clr when clear='l' else






use EP1800LIB. EP1800_pack.au, SHU. EPR0M_PACK. all;
entity P_term is
generic(P: P_string; t_lad: time: =tlad);
port(x
input_line; p_out: out bit);
end P_term;
library EP1800LIB, SHU;
use EP1800LIB.EP1800_pack. all, SHU. EPR0M_PACK. all;










APPENDIX B. VHDL CODE FOR TEST_BENCH
A. VHDL SOURCE CODE FOR TOP ENTITY DECLARATION.
-- NOTE: In the top-level design unit there can not have TIME generic
-- parameter, other wise there will have a error message in model
-- generate(MG) state and the MG process will stop without creating any
-- object file.
entity TEST_BENCH is
generic (ck_rate: integer: = 20000000;
term_sim: integer: = 10;




B. TEST BENCH ARCHITECTURE BODY FOR EP310
library EP310LIB,SHU;
use EP310LIB.ep310_pack. all,SHU.EPROM_PACK. all;
architecture ep310 of test_bench is
component ep310 generic( JEDEC: in string);




pin_18,pin_19: inout tri_state );
end component;
for all : ep310 use entity EP310LIB. ep310(structural);
begin
EP1:EP310 generic map("cntr7. jed")








clock<= not clock after 1 sec / ck_rate;
pin_l<= bit_to_tri( clock);
end process CLOCK_GENERATOR; " •"
pin_3<= 1 ; --after 2 sec /ck_rate; ENABLE.
pin_2<='0'; --after 1 sec/ck_rate; RESET.
TERMINATE: process( count)
begin
assert (count /= term_sim)
report "simulation is done. ";
end process TERMINATE;
IO_INPUT:block( clock = 'l')
begin
pin_19<= guarded 'l 1 ;
end block IO_INPUT;
count<= count+1 after delay,vns;
input<= pin_l & pin_2 & pin_3 & pin_3 & pin_5 & pin_6 & pin_7
98
fit pin_8 & pin_9 & pin_ll;




DEO05-1988 17:18:20 VHDL Report Generator PAGE 1
Vhdl Simulation Report
Kernel Library Name: «SHU»TEST_EP3
Kernel Creation Date: DEO05-1988
Kernel Creation Time: 17: 11: 16
Run Identifer: 1
Run Date: DEC-05-1988
Run Time: 17: 11: 16
Report Control Language File: TEST_EP310. RCL
Report Output File : TEST_EP3. RPT
Max Time: 9223372036854775807
Max Delta: 2147483646













pin_12 - pin_18"=> io( 1 to 7);
Report Format Information :
Time is in NS. relative to the start of simulation
Time period for report is from NS to End of Simulation
Signal values are reported by event ( ' ' indicates no event )
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C. TEST_BENCH ARCHITECTURE BODY FOR EP1800
library EP1800LIB, SHU;
use EP1800LIB.EP1800_PACK. all, SHU. EPROM_PACK. all;
architecture epl800 of test_bench is
component EP1800







pin 53, pin 54, pin 55, pin 56
signal DNUP, CLOCK, LOAD, RESET
: tri_state: =' 1
;
signal Q: tri_vector(l to 16): ="0000000000000000";
signal D: tri_vector( 1 to 16): ="0000000000000000";
signal ck: bit :='0';
signal c: positive: =1;
-- configuration specification
for all : epl800 use entity EP1800LIB. epl800(structural);
begin
-- use named association interface list, associated lists are according to
-- chip map from ALTERA Design Processor Utilization Report.
EP1:EP1800 generic map("count. jed")
port map(pin_2=>Q(9) ,pin_3=>Q( 10) ,pin_4=>Q( 11)
,
pin_5=>Q( 12) ,pin_6=>Q( 13) ,pin_7=>Q( 14)
,
pin_8=>Q( 15) ,pin_9=>Q( 16) ,pin_10=>Q( 1)
pin_ll=>Q(2),pin_12=>Q(3),pin_13=>Q(7),
pin_16=>DNUP,pin_17=>CL0CK,pin_19=>D(8),
pin_20=>D(9) ,pin_21=>D( 10) ,pin_22=>D( 11)
,
pin_23=>D( 1) ,pin_24=>D(2) ,pin_25=>D( 3)
pin_26=>D( 7) ,pin_48=>D( 12) ,pin_49=>D( 13)













DNUP <= ' l f ; --up counter.
RESET <= '1' when c = 1 else
V;
LOAD <= 1' when c = 2 else
'0';
c<= c+1 after delay*ns;
TERMINATE: process(ck)
begin
assert (NOW /= term_sim*delay*ns)
report "simulation is done. ";
end process TERMINATE;
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DEC-05-1988 17:19:44 VHDL Report Generator PAGE 1
Vhdl Simulation Report
Kernel Library Name: «SHU»TEST_COUNT
Kernel Creation Date: NOV-24-1988
Kernel Creation Time: 14: 37: 26
Run Identifer: 1
Run Date: NOV-24-1988
Run Time: 14: 37: 26
Report Control Language File: TEST_EP1800. RCL
Report Output File : TEST_COUNT. RPT
Max Time: 9223372036854775807
Max Delta: 2147483646
















Report Format Information :
Time is in NS relative to the start of simulation
Time period for report is from NS to End of Simulation
Signal values are reported by event ( ' ' indicates no event )
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APPENDIX C. EXAMPLES OF SIGNAL SELECT FILE AND SIGNAL
MAP FILE
A. SIGNAL SELECT FILE







B. SIGNAL MAP OF THE TEST EP3 MODEL
DEC-13-1988 14:26:12 VHDL Simulator
SIGNAL NAME MAP






INPUTC1 TO 10) ;
















































FEEDBACK(1 TO 8) :
L0CAL(1 TO 8) ;
MACR0_IN(1 TO 18)
0EL0C(1 TO 8) ;
0RL0C(1 TO 8) ;






















/EPl.CON(l) : PIN_1' DELAYED. 7 9_A
/EPl.CON(l) /CONTROL : CLEAR ;
/EPl.CON(l) /CONTROL : CLK
;
/EPl.CON(l) /CONTROL : FEEDBACK ;
/EPl.CON(l) /CONTROL : IO_PIN ;
/EPl.CON(l) /CONTROL : OR_IN
;
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/CONTROL/D1 : D ;
/CONTROL/D1 : PRESET ;


































CK ' DELAYED_26_7 ' STABLE_26_9


























EDGE_TRIGGERED_D : CK T DELAYED_43_F' STABLE_43_H
EDGE_TRIGGERED_D : CK'DELAYED_52_I
;
EDGE_TRIGGERED_D : CK'DELAYED_52_I ' STABLE_52_K
EDGE_TRIGGERED_D : CK 1 STABLE.13_1
EDGE_TRIGGERED_D : CK 1 STABLE.18_3
EDGE_TRIGGERED_D : CK* STABLE_35_B
EDGE_TRIGGERED_D : CK' STABLE_52_L
EDGE_TRIGGERED_D : CK 1 STABLE_59_M
EDGE_TRIGGERED_D : D' STABLE_18_2 ;
VHDL Simulator PAGE 3
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PRESET' STABLE 35 A
PRESET' STABLE 43 C
111
/EP1.C0N( 4) /CONTROL : CLK ;
/EPl.CON( 4) /CONTROL : FEEDBACK ;
/EPl.CON( 4) /CONTROL : IO_PIN ;
/EPl.CON( 4) /CONTROL : OR_IN ;
/EP1.C0N(4)/C0NTR0L : OUTPUT ;
/EPl.CON( 4) /CONTROL : PRESET ;
/EPl.CON( 4) /CONTROL : Q_LOC ;
/EP1.C0N(4)/C0NTR0L/D1 : CK ;
/EP1.C0N(4)/C0NTR0L/D1 : CLEAR ;
/EP1.C0N(4)/C0NTR0L/D1 : D ;
/EP1.C0N(4)/C0NTR0L/D1 : PRESET ;
/EP1.C0N(4)/C0NTR0L/D1 : Q ;
/EP1.C0N(4)/C0NTR0L/D1.EDGE_TRIGGERED_D : CK'DELAYED_26_5
/EP1.C0N(4)/C0NTR0L/D1.EDGE_TRIGGERED_D : CK'DELAYED_26_7
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CK ' DELAYED_43_F * STABLE_43_H
CK'DELAYED_52_I ;



























































. C0N(6) : CLK'TYPE_CONV_79_C ;
. C0N(6) : PIN_1'DELAYED_79_A ;
. CON( 6) /CONTROL : CLEAR ;
. CON( 6) /CONTROL : CLK ;


















































































































































CK " DELAYED_43_F ' STABLE_43_H
CK'DELAYED_52_I
;




































































































1 : CK ;
1 : CLEAR ;
1 : D ;
1 : PRESET ;

































































































/CONTROL/Dl. EDGEJTR I GGERED_D
/CONTROL/Dl. EDGE_TRIGGERED_D




























/CONTROL/Dl. EDGEJTR I GGERED.D
/CONTROL/Dl. EDGEJTR IGGEREDJD
/CONTROL/Dl. EDGE_TRIGGERED_D
/CONTROL/Dl. EDGEJTR I GGERED_D










































































/MACRO : LOC(l TO 8) ;
/MACRO : OR_OUT ;
/MACRO. P(l) /ELEMENT
/MACRO. P(l) /ELEMENT
/MACRO. P( 2) /ELEMENT
/MACRO. P( 2) /ELEMENT
/MACRO. P( 3) /ELEMENT
/MACRO. P( 3) /ELEMENT
/MACRO. P( 4) /ELEMENT
/MACRO. P( 4) /ELEMENT
/MACRO. P( 5) /ELEMENT
/MACRO. P( 5) /ELEMENT
















: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO ' 18) ;
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: X(l TO 18) ;
: P_OUT
;
: X(l TO 18) ;
: P OUT
;























































































: X(l TO 18)





























: X(l TO 18)


































































































: X(l TO 18)
A(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P_OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P_OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT































































































A(l TO 18) ;
EN ;
EN_LOC ;











: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT







































































: X(l TO 18) ;
: P OUT
: XC1 TO 18) ;
: P OUT
: XC1 TO 18) ;
: P_OUT
: XC1 TO 18) ;
: P OUT




































































































A(l TO 18) ;
EN ;
EN_LOC ;
LOC(l TO 8) ;
OR OUT ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT
: X(l TO 18) ;
: P OUT












































KERNEL = «SHU»TEST EP3
PAGE 10











APPENDIX D. MACRO VAX/VMS SYSTEM COMMAND
A. MACRO VAX/VMS SYSTEM COMMAND FOR EP310 MODEL
!FILE NAME: Batch (for EP310 model)






























$rg test_ep3 test_ep310. rcl
$exit
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B. MACRO VAX/VMS SYSTEM COMMAND FOR EP1800 MODEL
!FILE NAME: Batch (for EP1800 model)
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